欢迎访问ic37.com |
会员登录 免费注册
发布采购

AN1063D 参数 Datasheet PDF下载

AN1063D图片预览
型号: AN1063D
PDF下载: 下载PDF文件 查看货源
内容描述: 集成的处理器与DMA USERA ????手册 [Integrated Processor with DMA User’s Manual]
分类和应用:
文件页数/大小: 441 页 / 2488 K
品牌: FREESCALE [ Freescale ]
 浏览型号AN1063D的Datasheet PDF文件第366页浏览型号AN1063D的Datasheet PDF文件第367页浏览型号AN1063D的Datasheet PDF文件第368页浏览型号AN1063D的Datasheet PDF文件第369页浏览型号AN1063D的Datasheet PDF文件第371页浏览型号AN1063D的Datasheet PDF文件第372页浏览型号AN1063D的Datasheet PDF文件第373页浏览型号AN1063D的Datasheet PDF文件第374页  
Freescale Semiconductor, Inc.  
PREL1  
$60C, $64C  
15  
14  
13  
12  
11  
10  
9
8
7
6
5
4
3
2
1
0
PR1-15 PR1-14 PR1-13 PR1-12 PR1-11 PR1-10  
RESET:  
PR1-9  
PR1-8  
PR1-7  
PR1-6  
PR1-5  
PR1-4  
PR1-3  
PR1-2  
PR1-1  
PR1-0  
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
Supervisor/User  
For some modes of operation, this register is also used to reload the counter one falling  
clock edge after a timeout occurs. Refer to 8.3 Operating Modes for more information on  
the individual modes.  
8.4.7 Preload 2 Register (PREL2)  
PREL2 is used in addition to PREL1 in the variable duty-cycle square-wave generator and  
variable-width single-shot pulse generator modes. When in either of these modes, the  
value in PREL1 is loaded into the counter on the first falling edge of the counter clock after  
the counter is enabled. After timeout, the value in PREL2 is loaded into the counter. This  
register can be be read and written when the timer module is enabled (i.e., the STP bit in  
the MCR is cleared). However, a write to this register must be completed before timeout  
for the new value to be reliably loaded into the counter.  
PREL2  
15  
$60E, $64E  
14  
13  
12  
11  
10  
9
8
7
6
5
4
3
2
1
0
PR2-15 PR2-14 PR2-13 PR2-12 PR2-11 PR2-10  
RESET:  
PR2-9  
PR2-8  
PR2-7  
PR2-6  
PR2-5  
PR2-4  
PR2-3  
PR2-2  
PR2-1  
PR2-0  
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
Supervisor/User  
8.4.8 Compare Register (COM)  
The COM can be used in any mode. When the 16-bit counter reaches the value in the  
COM, the TC and COM bits in the SR are set. In the input capture/output compare mode,  
a compare event can be programmed to set, clear, or toggle TOUTx. The register can be  
be read and written when the timer module is enabled (i.e., the STP bit in the MCR is  
cleared).  
COM  
15  
$610, $650  
14  
13  
12  
11  
10  
9
8
7
6
5
4
3
2
1
0
COM15 COM14 COM13 COM12 COM11 COM10 COM9 COM8 COM7 COM6 COM5 COM4 COM3 COM2 COM1 COM0  
RESET:  
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Supervisor/User  
The COM can be used to produce an interrupt when the SR TC bit has been enabled to  
produce an interrupt and the counter counts down to a preselected value. The COM can  
also be used to indicate that the timer is approaching timeout.  
8- 26  
MC68340 USER’S MANUAL  
MOTOROLA  
For More Information On This Product,  
Go to: www.freescale.com  
 复制成功!