欢迎访问ic37.com |
会员登录 免费注册
发布采购

68HC912DG128PV8 参数 Datasheet PDF下载

68HC912DG128PV8图片预览
型号: 68HC912DG128PV8
PDF下载: 下载PDF文件 查看货源
内容描述: M68HC12微控制器 [M68HC12 Microcontrollers]
分类和应用: 微控制器外围集成电路时钟
文件页数/大小: 452 页 / 3509 K
品牌: FREESCALE [ Freescale ]
 浏览型号68HC912DG128PV8的Datasheet PDF文件第86页浏览型号68HC912DG128PV8的Datasheet PDF文件第87页浏览型号68HC912DG128PV8的Datasheet PDF文件第88页浏览型号68HC912DG128PV8的Datasheet PDF文件第89页浏览型号68HC912DG128PV8的Datasheet PDF文件第91页浏览型号68HC912DG128PV8的Datasheet PDF文件第92页浏览型号68HC912DG128PV8的Datasheet PDF文件第93页浏览型号68HC912DG128PV8的Datasheet PDF文件第94页  
Freescale Semiconductor, Inc.  
Operating Modes  
NDRF — Narrow Data Bus for Register-Following Map Space  
This bit enables a narrow bus feature for the 1K 512 byte Register-  
Following Map. This is useful for accessing 8-bit peripherals and  
allows 8-bit and 16-bit external memory devices to be mixed in a  
system. In Expanded Narrow (eight bit) modes, Single Chip Modes,  
and Peripheral mode, this bit has no effect.  
0 = Makes Register-Following MAP space act as a full 16 bit data bus.  
1 = Makes the Register-Following MAP space act the same as an 8  
bit only external data bus (data only goes through port A externally).  
The Register-Following space is mapped from $0400 to $07FF after  
reset, which is next to the register map. If the registers are moved this  
space follows.  
RFSTR1, RFSTR0 — Register Following Stretch  
This two bit field determines the amount of clock stretch on accesses  
to the 1K byte Register Following Map. It is valid regardless of the  
state of the NDRF bit. In Single Chip and Peripheral Modes this bit  
has no meaning or effect.  
Table 5-6. RFSTR Stretch Bit Definition  
Number of E Clocks  
RFSTR1  
RFSTR0  
Stretched  
0
0
1
1
0
1
0
1
0
1
2
3
Technical Data  
MC68HC912DG128 — Rev 3.0  
Operating Modes  
For More Information On This Product,  
Go to: www.freescale.com  
 复制成功!