Freescale Semiconductor, Inc.
Break Module (BRK)
Break Module Registers
7.6.1 Break Status and Control Register
The break status and control register (BSCR) contains break module
enable and status bits.
Address: $FE0E
Bit 7
BRKE
0
6
BRKA
0
5
0
4
0
3
0
2
0
1
0
Bit 0
0
Read:
Write:
Reset:
0
0
0
0
0
0
= Unimplemented
Figure 7-3. Break Status and Control Register (BSCR)
BRKE — Break Enable Bit
This read/write bit enables breaks on break address register matches.
Clear BRKE by writing a logic 0 to bit 7. Reset clears the BRKE bit.
1 = Breaks enabled on 16-bit address match
0 = Breaks disabled on 16-bit address match
BRKA — Break Active Bit
This read/write status and control bit is set when a break address
match occurs. Writing a logic 1 to BRKA generates a break interrupt.
Clear BRKA by writing a logic 0 to it before exiting the break routine.
1 = Break address match
0 = No break address match
MC68HC908RFRK2
MOTOROLA
AdvanceInformation
Break Module (BRK)
105
For More Information On This Product,
Go to: www.freescale.com
FREESCALE [ Freescale ]
