欢迎访问ic37.com |
会员登录 免费注册
发布采购

68HC705PL4B 参数 Datasheet PDF下载

68HC705PL4B图片预览
型号: 68HC705PL4B
PDF下载: 下载PDF文件 查看货源
内容描述: 工业标准的8位M68HC05 CPU核心 [Industry standard 8-bit M68HC05 CPU core]
分类和应用:
文件页数/大小: 98 页 / 1158 K
品牌: FREESCALE [ Freescale ]
 浏览型号68HC705PL4B的Datasheet PDF文件第50页浏览型号68HC705PL4B的Datasheet PDF文件第51页浏览型号68HC705PL4B的Datasheet PDF文件第52页浏览型号68HC705PL4B的Datasheet PDF文件第53页浏览型号68HC705PL4B的Datasheet PDF文件第55页浏览型号68HC705PL4B的Datasheet PDF文件第56页浏览型号68HC705PL4B的Datasheet PDF文件第57页浏览型号68HC705PL4B的Datasheet PDF文件第58页  
Freescale Semiconductor, Inc.  
GENERAL RELEASE SPECIFICATION  
April 30, 1998  
9.2  
ALTERNATE COUNTER REGISTERS (ACRH, ACRL)  
The functional block diagram of the 16-bit free-running timer counter and alternate  
counter registers is shown in Figure 9-4. The alternate counter registers behave  
the same as the timer registers, except that any reads of the alternate counter will  
not have any effect on the TOF ag bit and Timer interrupts. The alternate counter  
registers include a transparent buffer latch on the LSB of the 16-bit timer counter.  
INTERNAL  
DATA  
BUS  
READ  
ACRL  
LATCH  
ACRL ($001B)  
TMR LSB  
READ  
ACRH  
READ  
ACRH ($001A)  
($FFFC)  
INTERNAL  
CLOCK  
RESET  
÷
4
16-BIT COUNTER  
(XTAL  
÷ 2)  
Figure 9-4. Alternate Counter Block Diagram  
The alternate counter registers (ACRH, ACRL) shown in Figure 9-5 are read-only  
locations which contain the current high and low bytes of the 16-bit free-running  
counter. Writing to the alternate counter registers has no effect. Reset of the  
device presets the timer counter to $FFFC.  
BIT 7  
BIT 6  
BIT 5  
BIT 4  
BIT 3  
BIT 2  
BIT 1  
BIT 0  
ACRH  
$001A  
R ACRH7 ACRH6 ACRH5 ACRH4 ACRH3 ACRH2 ACRH1 ACRH0  
W
reset:  
1
1
1
1
1
1
1
1
ACRL  
$001B  
R ACRL7 ACRL6 ACRL5 ACRL4 ACRL3 ACRL2 ACRL1 ACRL0  
W
reset:  
1
1
1
1
1
1
0
0
Figure 9-5. Alternate Counter Registers (ACRH, ACRL)  
The ACRL latch is a transparent read of the LSB until the a read of the ACRH  
takes place. A read of the ACRH latches the LSB into the ACRL location until the  
ACRL is again read. The latched value remains xed even if multiple reads of the  
ACRH take place before the next read of the ACRL. Therefore, when reading the  
MSB of the timer at ACRH the LSB of the timer at ACRL must also be read to  
complete the read sequence.  
During power-on-reset (POR), the counter is initialized to $FFFC and begins  
counting after the oscillator start-up delay. Because the counter is sixteen bits and  
preceded by a xed divide-by-four prescaler, the value in the counter repeats  
every 262,144 internal bus clock cycles (524,288 oscillator cycles).  
Reading the ACRH and ACRL in any order or any number of times does not have  
any effect on the 16-bit free-running counter or the TOF ag bit.  
16-BIT PROGRAMMABLE TIMER  
MC68HC05PL4  
REV 2.0  
9-4  
For More Information On This Product,  
Go to: www.freescale.com