欢迎访问ic37.com |
会员登录 免费注册
发布采购

68HC705PL4B 参数 Datasheet PDF下载

68HC705PL4B图片预览
型号: 68HC705PL4B
PDF下载: 下载PDF文件 查看货源
内容描述: 工业标准的8位M68HC05 CPU核心 [Industry standard 8-bit M68HC05 CPU core]
分类和应用:
文件页数/大小: 98 页 / 1158 K
品牌: FREESCALE [ Freescale ]
 浏览型号68HC705PL4B的Datasheet PDF文件第48页浏览型号68HC705PL4B的Datasheet PDF文件第49页浏览型号68HC705PL4B的Datasheet PDF文件第50页浏览型号68HC705PL4B的Datasheet PDF文件第51页浏览型号68HC705PL4B的Datasheet PDF文件第53页浏览型号68HC705PL4B的Datasheet PDF文件第54页浏览型号68HC705PL4B的Datasheet PDF文件第55页浏览型号68HC705PL4B的Datasheet PDF文件第56页  
Freescale Semiconductor, Inc.  
GENERAL RELEASE SPECIFICATION  
April 30, 1998  
The basis of the capture/compare Timer is a 16-bit free-running counter which  
increases in count with each internal bus clock cycle.The counter is the timing ref-  
erence for the input capture and output compare functions. The input capture and  
output compare functions provide a means to latch the times at which external  
events occur, to measure input waveforms, and to generate output waveforms and  
timing delays. Software can read the value in the 16-bit free-running counter at  
any time without affect the counter sequence.  
Because of the 16-bit timer architecture, the I/O registers for the input capture and  
output compare functions are pairs of 8-bit registers. Each register pair contains  
the high and low byte of that function. Generally, accessing the low byte of a spe-  
ci c timer function allows full control of that function; however, an access of the  
high byte inhibits that speci c timer function until the lo w byte is also accessed.  
Because the counter is 16 bits long and preceded by a xed divide-by-four pres-  
caler, the counter rolls over every 262,144 internal clock cycles. Timer resolution  
with a 4 MHz crystal oscillator is 2 microsecond/count.  
The interrupt capability, the input capture edge, and the output compare state are  
controlled by the timer control register (TCR) located at $0012 and the status of  
the interrupt ags can be read from the timer status register (TSR) located at  
$0013.  
9.1  
TIMER REGISTERS (TMRH,TMRL)  
The functional block diagram of the 16-bit free-running timer counter and timer  
registers is shown in Figure 9-2. The timer registers include a transparent buffer  
latch on the LSB of the 16-bit timer counter.  
READ  
TMRL  
LATCH  
TMRL ($0019)  
TMR LSB  
READ  
TMRH  
READ  
TMRH ($0018)  
($FFFC)  
INTERNAL  
CLOCK  
(XTAL ÷2)  
RESET  
÷
4
16-BIT COUNTER  
OVERFLOW (TOF)  
TIMER  
INTERRUPT  
REQUEST  
TIMER CONTROL REG.  
$0012  
TIMER STATUS REG.  
$0013  
INTERNAL  
DATA  
BUS  
Figure 9-2. Timer Counter and Register Block Diagram  
16-BIT PROGRAMMABLE TIMER  
MC68HC05PL4  
REV 2.0  
9-2  
For More Information On This Product,  
Go to: www.freescale.com