欢迎访问ic37.com |
会员登录 免费注册
发布采购

68HC05PL4 参数 Datasheet PDF下载

68HC05PL4图片预览
型号: 68HC05PL4
PDF下载: 下载PDF文件 查看货源
内容描述: 工业标准的8位M68HC05 CPU核心 [Industry standard 8-bit M68HC05 CPU core]
分类和应用:
文件页数/大小: 98 页 / 1158 K
品牌: FREESCALE [ Freescale ]
 浏览型号68HC05PL4的Datasheet PDF文件第11页浏览型号68HC05PL4的Datasheet PDF文件第12页浏览型号68HC05PL4的Datasheet PDF文件第13页浏览型号68HC05PL4的Datasheet PDF文件第14页浏览型号68HC05PL4的Datasheet PDF文件第16页浏览型号68HC05PL4的Datasheet PDF文件第17页浏览型号68HC05PL4的Datasheet PDF文件第18页浏览型号68HC05PL4的Datasheet PDF文件第19页  
Freescale Semiconductor, Inc.  
April 30, 1998  
GENERAL RELEASE SPECIFICATION  
triggering, the LED/IRQ pin requires an external resistor to VDD for “wired-OR”  
operation. If the LED/IRQ is not used, it must be tied to the VDD supply. The  
contains an internal Schmitt trigger as part of its input to improve noise immunity.  
When this pin is LED, the LED bit in the MISCR controls the on/off function of the  
connected LED. This LED pin sinks current via an internal pulldown resistor.  
BIT 7  
IRQEN  
0
BIT 6  
IRQS  
0
BIT 5  
BIT 4  
BIT 3  
BIT 2  
LED  
0
BIT 1  
COPON  
0
BIT 0  
POR  
0
MICSR  
$001C  
RESET  
R
TCMPEN TCAPEN  
W
0
0
0
Figure 1-5. Miscellaneous Control and Status Register (MICSR)  
IRQEN — External Interrupt Request Enable  
0 = LED/IRQ pin con gured as LED dr ive pin.  
1 = LED/IRQ pin con gured as IRQ input pin, for external interrupts.  
LED — LED Drive Output Control  
1 = Enable internal pulldown resistor, pin is logic low.  
0 = Disable internal pulldown resistor, pin is in high impedance state.  
1.4.5 PA0, PA1/DTMF, PA2/TCAP, PA3/TCMP, PA4-PA6  
These eight I/O lines comprise port A, a general purpose bidirectional I/O port.  
The state of any pin is software programmable and all port B lines are con gured  
as inputs during power-on or reset.  
PA0 is only available on MC68HC05PL4.  
PA1 is shared with DTMF output of the DAC subsystem. This pin is con gured as  
an output pin for DTMF.  
PA2 is shared with TCAP input of the 16-bit timer. This pin is con gured as an  
input pin for TCAP.  
PA3 is shared with TCMP output of the 16-bit timer. This pin is con gured as an  
output pin for TCMP.  
PA5 and PA6 have high current sinking capability; see Electrical Speci cations  
section for values.  
1.4.6 PB0/KBI0-PB3/KBI3, PB4-PB7  
These eight I/O lines comprise port B, a general purpose bidirectional I/O port.  
The state of any pin is software programmable and all port B lines are con gured  
as inputs during power-on or reset.  
All port B pins have internal pullups which can be individually enabled by software.  
PB0-PB3 also have keyboard interrupt capability, which can be individually  
enabled.  
MC68HC05PL4  
REV 2.0  
GENERAL DESCRIPTION  
1-5  
For More Information On This Product,  
Go to: www.freescale.com