欢迎访问ic37.com |
会员登录 免费注册
发布采购

56F84462VLH 参数 Datasheet PDF下载

56F84462VLH图片预览
型号: 56F84462VLH
PDF下载: 下载PDF文件 查看货源
内容描述: MC56F844xx进展 [MC56F844xx Advance]
分类和应用:
文件页数/大小: 67 页 / 988 K
品牌: FREESCALE [ Freescale ]
 浏览型号56F84462VLH的Datasheet PDF文件第30页浏览型号56F84462VLH的Datasheet PDF文件第31页浏览型号56F84462VLH的Datasheet PDF文件第32页浏览型号56F84462VLH的Datasheet PDF文件第33页浏览型号56F84462VLH的Datasheet PDF文件第35页浏览型号56F84462VLH的Datasheet PDF文件第36页浏览型号56F84462VLH的Datasheet PDF文件第37页浏览型号56F84462VLH的Datasheet PDF文件第38页  
Peripheral operating requirements and behaviors  
1.  
Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site  
(board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board  
thermal resistance.  
2.  
Determined according to JEDEC Standard JESD51-2, Integrated Circuits Thermal Test Method Environmental  
Conditions—Natural Convection (Still Air) with the single layer board horizontal. For the LQFP, the board meets the  
JESD51-3 specification.  
3.  
4.  
5.  
Determined according to JEDEC Standard JESD51-6, Integrated Circuits Thermal Test Method Environmental  
Conditions—Forced Convection (Moving Air) with the board horizontal.  
Determined according to JEDEC Standard JESD51-8, Integrated Circuit Thermal Test Method Environmental  
Conditions—Junction-to-Board. Board temperature is measured on the top surface of the board near the package.  
Determined according to Method 1012.1 of MIL-STD 883, Test Method Standard, Microcircuits, with the cold plate  
temperature used for the case temperature. The value includes the thermal resistance of the interface material  
between the top of the package and the cold plate.  
6.  
Determined according to JEDEC Standard JESD51-2, Integrated Circuits Thermal Test Method Environmental  
Conditions—Natural Convection (Still Air).  
8 Peripheral operating requirements and behaviors  
8.1 Core modules  
8.1.1 JTAG Timing  
Table 15. JTAG Timing  
Characteristic  
Symbol  
Min  
Max  
Unit  
See  
Figure  
TCK frequency of operation  
TCK clock pulse width  
fOP  
tPW  
tDS  
tDH  
tDV  
tTS  
DC  
50  
5
SYS_CLK/8  
MHz  
ns  
Figure 5  
Figure 5  
Figure 6  
Figure 6  
Figure 6  
Figure 6  
30  
30  
TMS, TDI data set-up time  
TMS, TDI data hold time  
TCK low to TDO data valid  
TCK low to TDO tri-state  
ns  
5
ns  
ns  
ns  
1/f  
OP  
t
t
PW  
PW  
V
IH  
V
V
V
M
M
TCK  
(Input)  
IL  
V
= V + (V – V )/2  
IL IH IL  
M
Figure 5. Test Clock Input Timing Diagram  
MC56F844xx Advance Information Data Sheet, Rev. 2, 06/2012.  
34  
Freescale Semiconductor, Inc.  
Preliminary  
General Business Information