欢迎访问ic37.com |
会员登录 免费注册
发布采购

56F8037_07 参数 Datasheet PDF下载

56F8037_07图片预览
型号: 56F8037_07
PDF下载: 下载PDF文件 查看货源
内容描述: 16位数字信号控制器 [16-bit Digital Signal Controllers]
分类和应用: 控制器
文件页数/大小: 180 页 / 2864 K
品牌: FREESCALE [ Freescale ]
 浏览型号56F8037_07的Datasheet PDF文件第26页浏览型号56F8037_07的Datasheet PDF文件第27页浏览型号56F8037_07的Datasheet PDF文件第28页浏览型号56F8037_07的Datasheet PDF文件第29页浏览型号56F8037_07的Datasheet PDF文件第31页浏览型号56F8037_07的Datasheet PDF文件第32页浏览型号56F8037_07的Datasheet PDF文件第33页浏览型号56F8037_07的Datasheet PDF文件第34页  
Table 2-3 56F8037 Signal and Package Information for the 64-Pin LQFP (Continued)  
Signal  
Name  
LQFP  
Pin No.  
StateDuring  
Reset  
Type  
Signal Description  
GPIOB4  
38  
Input/  
Output  
Input,  
internal  
pull-up  
enabled  
Port B GPIO — This GPIO pin can be individually programmed as  
an input or output pin.  
(SS1)  
Input/  
QSPI1 Slave Select — This is used in slave mode to indicate to the  
Output  
QSPI1 module that the current transfer is to be received.  
(TB018  
)
)
Input/  
Output  
TB0 — Timer B, Channel 0  
TA0 — Timer A, Channel 0  
Input/  
Output  
(TA019  
Input  
PSRC2 — External PWM signal source input for the complementary  
PWM0/PWM1 pair.  
(PSRC2)  
(CLKO)  
Output  
Clock Output — This is a buffered clock output; the clock source is  
selected by Clockout Select (CLKOSEL) bits in the Clock Output  
Select Register (CLKOUT). See Section 6.3.7.  
After reset, the default state is GPIOB4. The peripheral functionality  
is controlled via the SIM. See Section 6.3.16.  
18The TB0 signal is also brought out on the GPIOB4 and GPIOB10 pins.  
19The TA0 signal is also brought out on the GPIOB4 and GPIOA6 pins.  
GPIOB5  
4
Input/  
Output  
Input,  
internal  
pull-up  
enabled  
Port B GPIO — This GPIO pin can be individually programmed as  
an input or output pin.  
(TA120  
)
Input/  
Output  
TA1 — Timer A, Channel 1  
Input  
Input  
FAULT3 — This fault input pin is used for disabling selected PWM  
outputs in cases where fault conditions originate off-chip.  
(FAULT3)  
(CLKIN)  
External Clock Input— This pin serves as an external clock input.  
After reset, the default state is GPIOB5. The peripheral functionality  
is controlled via the SIM. See Section 6.3.16.  
20The TA1 signal is also brought out on the GPIOA12 pin.  
Return to Table 2-2  
56F8037 Data Sheet, Rev. 3  
30  
Freescale Semiconductor  
Preliminary  
 复制成功!