欢迎访问ic37.com |
会员登录 免费注册
发布采购

F81867D 参数 Datasheet PDF下载

F81867D图片预览
型号: F81867D
PDF下载: 下载PDF文件 查看货源
内容描述: 6个UART μSuper IO 128字节FIFO和省电功能 [6 UARTs μSuper IO With 128 Bytes FIFO and Power Saving Functions]
分类和应用: 先进先出芯片
文件页数/大小: 315 页 / 2394 K
品牌: FINTEK [ FEATURE INTEGRATION TECHNOLOGY INC. ]
 浏览型号F81867D的Datasheet PDF文件第92页浏览型号F81867D的Datasheet PDF文件第93页浏览型号F81867D的Datasheet PDF文件第94页浏览型号F81867D的Datasheet PDF文件第95页浏览型号F81867D的Datasheet PDF文件第97页浏览型号F81867D的Datasheet PDF文件第98页浏览型号F81867D的Datasheet PDF文件第99页浏览型号F81867D的Datasheet PDF文件第100页  
F81867  
Power On/Off  
Control  
(AC Resume)  
Power  
Management  
Event  
Intel DSW  
Hand  
Shaking  
EUP/ERP  
Control  
Control Signal  
Wake up  
RSMRST#  
S3#  
S5#  
PWSIN#  
PWSOUT#  
ATXPG_IN  
PS_ON#  
PWOK  
☆★  
☆★  
☆★  
☆★  
☆★  
PME#  
PS/2 KB/MS  
RI1#/RI2#  
GPIO0x/GPIO1x  
SLP_SUS#  
SUS_ACK#  
SUS_WARN#  
ERP_CTRL0#  
ERP_CTRL1#  
◇: Supported  
: Wake up via ERP  
: Wake up via System  
6.8.1 Power Control  
6.8.1.1  
Wake Up Via Sleep State  
When the system is at the normal sleep state (S3, S4, S5) or deep sleep (G3’) state, F81867 could wake  
up via PWSOUT# & PME#. See below for the related registers:  
CR0A  
Index 0xE0, 0xE8  
CR0A  
Index 0xF0~0xF3  
Wake up by PME#  
Index 0x2D  
Normal Sleep State  
EUP/ERP  
CR 0A  
Index 0x30  
CR0A  
Index 0xE0, 0xE8  
CR0A  
Index 0xF4  
Wake up by PWSOUT#  
Index 0x2D  
Normal Sleep State  
EUP/ERP  
: Supported  
6.8.1.2  
Wake Up Stage Detection  
F81867 is counted on the chipset SLP_S3#, SLP_S4#/SLP_S5# stage, to decide the wake up stage as  
below:  
ACPI Stage  
SLP_S3#  
SLP_S4# /SLP_S5#  
S0  
S3  
S5  
H
L
L
H
H
L
96  
Dec, 2011  
V0.12P  
 复制成功!