欢迎访问ic37.com |
会员登录 免费注册
发布采购

F81866A 参数 Datasheet PDF下载

F81866A图片预览
型号: F81866A
PDF下载: 下载PDF文件 查看货源
内容描述: 6个UART超级IO 128字节FIFO和电源 [6 UARTs Super IO With 128 Bytes FIFO and Power]
分类和应用: 先进先出芯片
文件页数/大小: 210 页 / 1806 K
品牌: FINTEK [ FEATURE INTEGRATION TECHNOLOGY INC. ]
 浏览型号F81866A的Datasheet PDF文件第81页浏览型号F81866A的Datasheet PDF文件第82页浏览型号F81866A的Datasheet PDF文件第83页浏览型号F81866A的Datasheet PDF文件第84页浏览型号F81866A的Datasheet PDF文件第86页浏览型号F81866A的Datasheet PDF文件第87页浏览型号F81866A的Datasheet PDF文件第88页浏览型号F81866A的Datasheet PDF文件第89页  
F81866A  
This register controls the FAN3 duty movement when temperature over  
highest boundary.  
0: The FAN3 duty will increases with the slope selected by  
FAN3_RATE_SEL register.  
FAN3_JUMP_  
HIGH_EN  
3
R/W  
5VSB  
1
1: The FAN3 duty will directly jumps to the value of SEC1SPEED3  
register.  
This bit only activates in duty mode.  
This register controls the FAN3 duty movement when temperature under  
(highest boundary – hysteresis).  
0: The FAN3 duty will decreases with the slope selected by  
FAN3_RATE_SEL register.  
FAN3_JUMP_  
LOW_EN  
2
R/W  
5VSB  
1
1: The FAN3 duty will directly jumps to the value of SEC2SPEED3  
register.  
This bit only activates in duty mode.  
This registers companying with FAN3_TEMP_SEL_DIG select the  
temperature source for controlling FAN3. The following value is  
comprised by {FAN3_TEMP_SEL_DIG, FAN3_TEMP_SEL}  
000: fan3 follows PECI temperature (CR7Eh)  
001: fan3 follows temperature 1 (CR72h).  
010: fan3 follows temperature 2 (CR74h).  
011: fan3 follows temperature 0 (CR70h).  
100: fan3 follows IBEX/TSI CPU temperature (CR7Ah)  
101: fan3 follows IBEX PCH temperature (CR7Bh).  
110: fan3 follows IBEX MCH temperature (CR7Ch).  
111: fan3 follows IBEX maximum temperature (CR7Dh).  
Otherwise: reserved.  
1-0  
FAN3_TEMP_SEL  
R/W  
5VSB  
11  
6.5 Keyboard Controller  
The KBC circuit provides the functions included a keyboard and/or a PS/2 mouse, and can be  
used with IBM-compatible personal computers or PS/2-based systems. The controller receives serial  
data from the keyboard or PS/2 mouse, checks the parity of the data, and presents the data to the  
system as a byte of data in its output buffer. The controller will assert an interrupt to the system when  
data are placed in its output buffer.  
Output Buffer  
The output buffer is an 8-bit read-only register at I/O address 60h. The keyboard controller  
uses the output buffer to send the code received from the keyboard and data bytes required by  
85  
Jan, 2012  
V0. 12P  
 复制成功!