欢迎访问ic37.com |
会员登录 免费注册
发布采购

F71862FG 参数 Datasheet PDF下载

F71862FG图片预览
型号: F71862FG
PDF下载: 下载PDF文件 查看货源
内容描述: 超级硬件监控+ LPC I / O [Super Hardware Monitor + LPC I/O]
分类和应用: 监控PC
文件页数/大小: 110 页 / 837 K
品牌: FINTEK [ FEATURE INTEGRATION TECHNOLOGY INC. ]
 浏览型号F71862FG的Datasheet PDF文件第16页浏览型号F71862FG的Datasheet PDF文件第17页浏览型号F71862FG的Datasheet PDF文件第18页浏览型号F71862FG的Datasheet PDF文件第19页浏览型号F71862FG的Datasheet PDF文件第21页浏览型号F71862FG的Datasheet PDF文件第22页浏览型号F71862FG的Datasheet PDF文件第23页浏览型号F71862FG的Datasheet PDF文件第24页  
F71862  
Status Register B (Model 30 Mode) Base + 1  
Bit  
Name  
DRV2_N  
R/W Default  
Description  
7
R
R
-
0: a second drive has been installed.  
1: a second drive has not been installed.  
6
DSB_N  
1
This bit indicates the state of DRVB# disk interface output. Not support in this  
design.  
5
4
DSA_N  
R
R
1
0
This bit indicates the state of DRVA# disk interface output.  
WDATA_FF  
This bit is latched at the rising edge of WDATA# and is cleared by a read from  
the Digital Input Register.  
3
2
1
0
RDATA_FF  
WGATE_FF  
DSD_N  
R
R
R
R
0
0
1
1
This bit is latched at the rising edge of RDATA# and is cleared by a read form  
the Digital Input Register.  
This bit is latched at the falling edge of WGATE# and is cleared by a read from  
the Digital Input Register.  
This bit indicates the complement of DRVD# disk interface output. Not support  
in this design.  
DSC_N  
This bit indicates the complement of DRVC# disk interface output. Not support  
in this design.  
Digital Output Register Base + 2  
Bit  
Name  
R/W Default  
Description  
7
6
5
4
3
MOTEN3  
R
0
0
0
0
0
Motor enable 3. Not support in this design.  
MOTEN2  
MOTEN1  
MOTEN0  
DAMEN  
R
Motor enable 2. Not support in this design.  
R/W  
R/W  
R/W  
Motor enable 1. Used to control MOB#. MOB# is not support in this design.  
Motor enable 0. Used to control MOA#.  
DMA enable. This bit has two mode of operation.  
PC-AT and Model 30 mode: write 1 will enable DMA and IRQ, write 0 will  
disable DMA and IRQ.  
PS/2 mode: This bit is reserved. DMA and IRQ are always enabled in PS/2  
mode.  
2
1
0
RESET  
DSD_N  
DSC_N  
R
R
R
0
1
1
Write 0 to this bit will reset the controller. I will remain in reset condition until a 1  
is written.  
This bit indicates the complement of DRVD# disk interface output. Not support  
in this design.  
This bit indicates the complement of DRVC# disk interface output. Not support  
in this design.  
Tape Drive Register Base + 3  
Bit Name R/W Default  
Description  
7-6 Reserved  
5-4 TYPEID  
R
R
00  
11  
Reserved. Return 00b when read.  
Reserved in normal function, return 11b when read.  
If 3 mode FDD function is enabled. These bits indicate the drive type ID.  
3-2 Reserved  
1-0 TAPESEL  
R
11  
0
Reserved. Return 11b when read in normal function.  
Return 00b when read in 3 mode FDD function.  
R/W  
These bits assign a logical drive number to be a tape drive.  
20  
July, 2008  
V.28P  
 复制成功!