F71869A
S5
S0
S3
S0
S3
S5
S5#
S3#
PSON#
ATXPWGD
VDDOK_D400
TIMING_1
TIMING_2
TIMING_3
TIMING_4
CPU_PWGD
Figure 15 Timing on/off sequence
5.5 S3_Gate#, S3P5_Gate# and S0P5_Gate# Timing
The F71869A provides three additional timing switching pins which are named as S3_Gate#,
S3P5_Gate# and S0P5_Gate#. They can be applied in the certain applications about power switch
which depends on the ACPI states. The detail timing can be referred in the following diagrams.
The default timing of S0P5_Gate# in the S5 state is low, but it can be programmed high by the
register 0x0AF6.
39
Oct., 2011
V0.19P