Commercial Version (Continued)
ECL-to-TTL DC Electrical Characteristics (Note 9)
VEE = −4.2V to −5.7V, GND = 0V, TC = 0°C to +85°C, CL = 50 pF, VTTL = +4.5V to +5.5V
Symbol
Parameter
Min
2.7
2.4
Typ
3.1
2.9
0.3
Max
Units
V
Conditions
OH = −3 mA, VTTL = 4.75V
OH = −3 mA, VTTL = 4.50V
OL = 24 mA, VTTL = 4.50V
VOH
Output HIGH Voltage
I
I
I
V
VOL
VIH
Output LOW Voltage
Input HIGH Voltage
Input LOW Voltage
Input Voltage Differential
Common Mode Voltage
Input HIGH Current
E0–E3, E0–E3
0.5
V
−1165
−1830
−870
−1475
mV
mV
mV
V
Guaranteed HIGH Signal for All Inputs
Guaranteed LOW Signal for All Inputs
Required for Full Output Swing
VIL
VDIFF
VCM
IIH
150
GNDECL − 2.0
GNDECL − 0.5
240
35
µA
V
V
IN = VIH(Max)
OE, LE, DIR
ICEX
Output HIGH
50
µA
µA
OUT = VTTL
Leakage Current
Bus Drainage Test
IZZ
500
V
V
V
OUT = 5.25V
TTL = 0.0V
IN = VIL(Min)
IIL
Input LOW Current
3-STATE Current
Output High
0.50
µA
µA
IOZHT
70
V
V
V
OUT = +2.7V
IOZLT
3-STATE Current
Output Low
−650
−100
µA
OUT = +0.5V
IOS
Output Short-Circuit
Current
−225
mA
OUT = 0.0V, VTTL = +5.5V
ITTL
VTTL Supply Current
39
27
39
mA
mA
mA
TTL Outputs LOW
TTL Outputs HIGH
TTL Outputs in 3-STATE
Note 9: The specified limits represent the “worst case” value for the parameter. Since these values normally occur at the temperature extremes, additional
noise immunity and guardbanding can be achieved by decreasing the allowable system operating ranges. Conditions for testing shown in the tables are cho-
sen to guarantee operation under “worst case” conditions.
DIP and PCC TTL-to-ECL AC Electrical Characteristics
VEE = −4.2V to −5.7V, VTTL = +4.5V to +5.5V
T
C = 0°C
Max
T
C = 25°C
T
C = 85°C
Max
Symbol
Parameter
Units
Conditions
Min
Min
Max
Min
fMAX
Maximum Clock Frequency
180
0.9
1.2
180
180
MHz
tPLH
tPHL
tPLH
tPHL
Tn to En, En
2.1
2.3
0.8
1.3
2.2
2.4
0.7
1.4
2.5
2.5
ns
ns
Figures 1, 3
Figures 1, 3
(Transparent)
LE to En, En
tPZH
tPHZ
tPHZ
OE to En, En
2.5
2.1
2.0
4.5
3.8
3.5
2.5
2.3
2.1
4.5
4.0
3.7
2.5
2.5
2.3
4.6
4.5
4.2
ns
ns
ns
Figures 1, 3
Figures 1, 3
Figures 1, 3
(Cutoff to HIGH)
OE to En, En
(HIGH to Cutoff)
DIR to En, En
(HIGH to Cutoff)
Tn to LE
tS
0.8
0.6
0.8
0.6
0.8
0.6
ns
ns
Figures 1, 3
Figures 1, 3
tH
Tn to LE
tTLH
tTHL
Transition Time
20% to 80%, 80% to 20%
0.8
2.8
0.8
2.8
0.8
2.8
ns
Figures 1, 3
5
www.fairchildsemi.com
FAIRCHILD [ FAIRCHILD SEMICONDUCTOR ]
