Truth Tables
Synchronous Operation (Each Flip-Flop)
Asynchronous Operation (Each Flip-Flop)
Inputs
Outputs
Inputs
Outputs
MS
MR
MS
MR
Dn
CPn
CPC
Qn(t + 1)
Dn
CPn
CPC
Qn(t + 1)
SDn
CDn
SDn
CDn
L
H
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
H
X
X
X
X
X
X
X
X
X
H
L
L
H
H
H
L
L
L
L
H
U
H
X
X
X
H
L
L
X
H
Qn(t)
Qn(t)
Qn(t)
H
X
H = HIGH Voltage Level
L = LOW Voltage Level
X = Don’t Care
U = Undefined
t = Time before CP Positive Transition
t + 1 = Time after CP Positive Transition
= LOW-to-HIGH Transition
Logic Diagram
www.fairchildsemi.com
2