100310
Commercial Version
(Continued)
AC Electrical Characteristics
V
EE
= −
4.2V to
−
5.7V, V
CC
=
V
CCA
=
GND
Symbol
f
MAX
Parameter
Max Toggle Frequency
CLKIN A/B to Q
n
SEL to Q
n
t
PLH
t
PHL
Propagation Delay,
CLKIN
n
to CLK
n
Differential
Single-Ended
t
PLH
t
PHL
t
PS
t
OSLH
t
OSHL
t
OST
t
S
t
H
t
TLH
t
THL
Propagation Delay,
SEL to Output
LH-HL Skew
Gate-Gate Skew LH
Gate-Gate Skew HL
Gate-Gate LH-HL Skew
Setup Time
SEL to CLKIN
n
Setup Time
SEL to CLKIN
n
Transition Time
20% to 80%, 80% to 20%
300
0
275
510
750
0.80
0.80
0.75
0.90
0.96
0.99
10
20
20
30
1.00
1.20
1.20
30
30
50
60
300
0
275
500
750
0.82
0.82
0.80
0.92
0.98
1.02
10
20
20
30
1.02
1.22
1.25
30
50
50
60
300
0
275
480
750
0.89
0.89
0.85
1.01
1.06
1.10
10
20
20
30
1.09
1.29
1.35
30
50
50
60
ps
ps
ps
Figure 4
ps
ns
Figure 2
(Note 4)(Note 7)
(Note 5)(Note 7)
(Note 5)(Note 7)
(Note 6)(Note 7)
ns
Figure 3
750
575
750
575
750
575
MHz
MHz
T
C
=
0°C
Min
Typ
Max
Min
T
C
= +25°C
Typ
Max
Min
T
C
= +85°C
Typ
Max
Units
Conditions
Note 4:
t
PS
describes opposite edge skews, i.e. the difference between the delay of a differential output signal pair’s LOW-to-HIGH and HIGH-to-LOW prop-
agation delays. With differential signal pairs, a LOW-to-HIGH or HIGH-to-LOW transition is defined as the transition of the true output or input pin.
Note 5:
t
OSLH
describes in-phase gate-to-gate differential propagation skews with all differential outputs going LOW-to-HIGH; t
OSHL
describes the same con-
ditions except with the outputs going HIGH-to-LOW.
Note 6:
t
OST
describes the maximum worst case difference in any of the t
PS
, t
OSLH
or t
OST
delay paths combined.
Note 7:
The skew specifications pertain to differential I/O paths.
3
www.fairchildsemi.com
FAIRCHILD [ FAIRCHILD SEMICONDUCTOR ]
