E S I
E S I
ADVANCED INFORMATION
AC CHARACTERISTICS
Excel Semiconductor inc.
Table 16. Erase and Program Operations
Parameter
Description
70
90
Unit
JEDEC
tAVAV
Std.
tWC
Write Cycle Time (Note 1)
Min
Min
Min
Min
Min
Min
Min
Min
Min
Min
Min
Min
Min
Min
70
90
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
tAVWL
tAS
Address Setup Time
0
tASO
tAH
tAHT
tDS
Address Setup Time to OE# low during toggle bit polling
Address Hold Time
15
tWLAX
45
35
45
45
Address Hold Time From CE# or OE# high during toggle bit polling
Data Setup Time
0
tDVWH
tWHDX
tDH
Data Hold Time
0
20
0
tOEPH
tGHWL
tCS
Output Enable High during toggle bit polling
Read Recovery Time Before Write (OE# High to WE# Low)
CE# Setup Time
tGHWL
tELWL
0
tWHEH
tWLWH
tWHDL
tCH
CE# Hold Time
0
tWP
Write Pulse Width
30
35
tWPH
tSR/W
Write Pulse Width High
30
0
Latency Between Read and Write Operations
Byte
Typ
Typ
Typ
6
8
4
tWHWH1
tWHWH1
Programming Operation (Note 2)
Word
us
tWHWH1
tWHWH2
tWHWH1
tWHWH2
tVCS
Accelerated Programming Operation, Word or Byte (Note 2)
Sector Erase Operation (Note 2)
us
sec
us
ns
ns
Typ
Min
Min
Min
0.7
50
0
Vcc Setup Time (Note 1)
tRB
Write Recovery Time from RY/BY#
Program/Erase Valid to RY/BY# Delay
tBUSY
90
Notes:
1. Not 100% tested.
2. See the “Erase And Programming Performance” section for more information.
41
Rev. 0E May 25, 2006
ES29DL320