欢迎访问ic37.com |
会员登录 免费注册
发布采购

EM68916CWQA-37H 参数 Datasheet PDF下载

EM68916CWQA-37H图片预览
型号: EM68916CWQA-37H
PDF下载: 下载PDF文件 查看货源
内容描述: 8M ×16位DDRII同步DRAM ( SDRAM ) [8M x 16 bit DDRII Synchronous DRAM (SDRAM)]
分类和应用: 动态存储器双倍数据速率
文件页数/大小: 59 页 / 1180 K
品牌: ETRON [ ETRON TECHNOLOGY, INC. ]
 浏览型号EM68916CWQA-37H的Datasheet PDF文件第29页浏览型号EM68916CWQA-37H的Datasheet PDF文件第30页浏览型号EM68916CWQA-37H的Datasheet PDF文件第31页浏览型号EM68916CWQA-37H的Datasheet PDF文件第32页浏览型号EM68916CWQA-37H的Datasheet PDF文件第34页浏览型号EM68916CWQA-37H的Datasheet PDF文件第35页浏览型号EM68916CWQA-37H的Datasheet PDF文件第36页浏览型号EM68916CWQA-37H的Datasheet PDF文件第37页  
EtronTech  
EM68916CWQA  
NOTE 35: tQH = tHP – tQHS, where: tHP is the minimum of the absolute half period of the actual input clock; and  
tQHS is the specification value under the max column. {The less half-pulse width distortion present, the  
larger the tQH value is; and the larger the valid data eye will be.}  
NOTE 36: When the device is operated with input clock jitter, this parameter needs to be derated by the actual  
tERR(6-10per) of the input clock. (output deratings are relative to the SDRAM input clock.)  
NOTE 37: When the device is operated with input clock jitter, this parameter needs to be derated by the actual  
tJIT(per) of the input clock. (output deratings are relative to the SDRAM input clock.)  
NOTE 38: When the device is operated with input clock jitter, this parameter needs to be derated by the actual  
tJIT(duty) of the input clock. (output deratings are relative to the SDRAM input clock.)  
NOTE 39: When the device is operated with input clock jitter, this parameter needs to be derated by { -  
tJIT(duty),max - tERR(6-10per),max } and { - tJIT(duty),min - tERR(6-10per),min } of the actual input clock.  
(output deratings are relative to the SDRAM input clock.)  
NOTE 40: For tAOFD of DDR2-533, the 1/2 clock of tCK in the 2.5 x tCK assumes a tCH, input clock HIGH pulse  
width of 0.5 relative to tCK. tAOF,min and tAOF,max should each be derated by the same amount as the  
actual amount of tCH offset present at the DRAM input with respect to 0.5.  
NOTE 41: For tAOFD of DDR2-667/800, the 1/2 clock of tCK in the 2.5 x tCK assumes a tCH(avg), average input  
clock HIGH pulse width of 0.5 relative to tCK(avg). tAOF,min and tAOF,max should each be derated by the  
same amount as the actual amount of tCH(avg) offset present at the DRAM input with respect to 0.5.  
Etron Confidential  
33  
Rev. 1.1  
Apr. 2009  
 复制成功!