欢迎访问ic37.com |
会员登录 免费注册
发布采购

M52S128168A-7.5BG 参数 Datasheet PDF下载

M52S128168A-7.5BG图片预览
型号: M52S128168A-7.5BG
PDF下载: 下载PDF文件 查看货源
内容描述: 1M ×16位×4银行同步DRAM [1M x 16 Bit x 4 Banks Synchronous DRAM]
分类和应用: 存储内存集成电路动态存储器
文件页数/大小: 47 页 / 1192 K
品牌: ESMT [ ELITE SEMICONDUCTOR MEMORY TECHNOLOGY INC. ]
 浏览型号M52S128168A-7.5BG的Datasheet PDF文件第30页浏览型号M52S128168A-7.5BG的Datasheet PDF文件第31页浏览型号M52S128168A-7.5BG的Datasheet PDF文件第32页浏览型号M52S128168A-7.5BG的Datasheet PDF文件第33页浏览型号M52S128168A-7.5BG的Datasheet PDF文件第35页浏览型号M52S128168A-7.5BG的Datasheet PDF文件第36页浏览型号M52S128168A-7.5BG的Datasheet PDF文件第37页浏览型号M52S128168A-7.5BG的Datasheet PDF文件第38页  
ESMT  
Preliminary  
M52S128168A  
Page Read & Write Cycle at Same Bank @ Burst Length = 4  
Note : 1. To Write data before burst read ends. DQM should be asserted three cycle prior to write command to avoid  
bus contention.  
2. Row precharge will interrupt writing. Last data input , tRDL before row precharge , will be written.  
3. DQM should mask invalid input data on precharge command cycle when asserting precharge before  
end of burst. Input data after Row precharge cycle will be masked internally.  
Elite Semiconductor Memory Technology Inc.  
Publication Date: May. 2007  
Revision: 1.0 34/47  
 复制成功!