欢迎访问ic37.com |
会员登录 免费注册
发布采购

M52S128168A-7.5BG 参数 Datasheet PDF下载

M52S128168A-7.5BG图片预览
型号: M52S128168A-7.5BG
PDF下载: 下载PDF文件 查看货源
内容描述: 1M ×16位×4银行同步DRAM [1M x 16 Bit x 4 Banks Synchronous DRAM]
分类和应用: 存储内存集成电路动态存储器
文件页数/大小: 47 页 / 1192 K
品牌: ESMT [ ELITE SEMICONDUCTOR MEMORY TECHNOLOGY INC. ]
 浏览型号M52S128168A-7.5BG的Datasheet PDF文件第29页浏览型号M52S128168A-7.5BG的Datasheet PDF文件第30页浏览型号M52S128168A-7.5BG的Datasheet PDF文件第31页浏览型号M52S128168A-7.5BG的Datasheet PDF文件第32页浏览型号M52S128168A-7.5BG的Datasheet PDF文件第34页浏览型号M52S128168A-7.5BG的Datasheet PDF文件第35页浏览型号M52S128168A-7.5BG的Datasheet PDF文件第36页浏览型号M52S128168A-7.5BG的Datasheet PDF文件第37页  
ESMT  
Preliminary  
Read & Write Cycle at Same Bank @ Burst Length = 4  
M52S128168A  
*Note :  
1. Minimum row cycle times is required to complete internal DRAM operation.  
2. Row precharge can interrupt burst on any cycle. [CAS Latency-1] number of valid output data is  
available after Row precharge. Last valid output will be Hi-Z (tSHZ) after the clock.  
3. Output will be Hi-Z after the end of burst. (1,2,4,8 & Full page bit burst)  
Elite Semiconductor Memory Technology Inc.  
Publication Date: May. 2007  
Revision: 1.0 33/47  
 复制成功!