欢迎访问ic37.com |
会员登录 免费注册
发布采购

M52D128168A-10BIG 参数 Datasheet PDF下载

M52D128168A-10BIG图片预览
型号: M52D128168A-10BIG
PDF下载: 下载PDF文件 查看货源
内容描述: 2M ×16位×4银行同步DRAM [2M x 16 Bit x 4 Banks Synchronous DRAM]
分类和应用: 动态存储器
文件页数/大小: 47 页 / 1134 K
品牌: ESMT [ ELITE SEMICONDUCTOR MEMORY TECHNOLOGY INC. ]
 浏览型号M52D128168A-10BIG的Datasheet PDF文件第10页浏览型号M52D128168A-10BIG的Datasheet PDF文件第11页浏览型号M52D128168A-10BIG的Datasheet PDF文件第12页浏览型号M52D128168A-10BIG的Datasheet PDF文件第13页浏览型号M52D128168A-10BIG的Datasheet PDF文件第15页浏览型号M52D128168A-10BIG的Datasheet PDF文件第16页浏览型号M52D128168A-10BIG的Datasheet PDF文件第17页浏览型号M52D128168A-10BIG的Datasheet PDF文件第18页  
ESMT  
M52D128168A  
Operation Temperature Condition -40°C~85°C  
COMMANDS  
Mode register set command  
(CS ,RAS ,CAS , WE , BA1, BA0 = Low)  
The DRAM has a mode register that defines how the device operates. In this  
command, A0 through BA0 are the data input pins. After power on, the mode register  
set command must be executed to initialize the device.  
The mode register can be set only when all banks are in idle state. During 2CLK  
(tMRD) following this command, the DRAM cannot accept any other commands.  
Extended Mode register set command  
( CS ,RAS , CAS , WE , BA0 = Low ; BA1= High)  
The DRAM has a extended mode register that defines how to set PASR, DS.  
Activate command  
( CS ,RAS = Low, CAS , WE = High)  
The DRAM has four banks, each with 4,096 rows.  
This command activates the bank selected by BA1 and BA0 (BS) and a row  
address selected by A0 through A11.  
This command corresponds to a conventional DRAM’s RAS falling.  
Elite Semiconductor Memory Technology Inc.  
Publication Date: Sep. 2008  
Revision: 1.0  
14/47  
 复制成功!