欢迎访问ic37.com |
会员登录 免费注册
发布采购

M13S32321A 参数 Datasheet PDF下载

M13S32321A图片预览
型号: M13S32321A
PDF下载: 下载PDF文件 查看货源
内容描述: 256K ×32位×4银行双倍数据速率SDRAM [256K x 32 Bit x 4 Banks Double Data Rate SDRAM]
分类和应用: 动态存储器双倍数据速率
文件页数/大小: 49 页 / 753 K
品牌: ESMT [ ELITE SEMICONDUCTOR MEMORY TECHNOLOGY INC. ]
 浏览型号M13S32321A的Datasheet PDF文件第1页浏览型号M13S32321A的Datasheet PDF文件第2页浏览型号M13S32321A的Datasheet PDF文件第3页浏览型号M13S32321A的Datasheet PDF文件第4页浏览型号M13S32321A的Datasheet PDF文件第6页浏览型号M13S32321A的Datasheet PDF文件第7页浏览型号M13S32321A的Datasheet PDF文件第8页浏览型号M13S32321A的Datasheet PDF文件第9页  
ESMT
DC Specifications
Parameter
Operation Current
(One Bank Active)
Operation Current
(One Bank Active)
Precharge Power-down Standby
Current
Idle Standby Current
Active
Current
Power-down
Standby
Symbol
Test Condition
-5
IDD0
IDD1
IDD2P
IDD2N
IDD3P
t
RC
= t
RC
(min) t
CK
= t
CK
(min)
Active – Precharge
Burst Length = 2 t
RC
= t
RC
(min), CL= 3
I
OUT
= 0mA, Active-Read- Precharge
CKE
V
IL
(max), t
CK
= t
CK
(min), All
banks idle
CKE
V
IH
(min), CS
V
IH
(min), t
CK
=
t
CK
(min)
All banks ACT, CKE
V
IL
(max), t
CK
=
t
CK
(min)
One bank; Active-Precharge, t
RC
=
t
RAS
(max),
t
CK
= t
CK
(min)
Burst Length = 2, CL= 3 , t
CK
= t
CK
(min), I
OUT
= 0mA
Burst Length = 2, CL= 3 , t
CK
= t
CK
(min)
t
RC
t
RFC
(min)
CKE
0.2V
120
175
20
70
20
M13S32321A
Version
-6
100
150
20
60
20
mA
mA
mA
mA
mA
Unit Note
Active Standby Current
IDD3N
90
80
mA
Operation Current (Read)
Operation Current (Write)
Auto Refresh Current
Self Refresh Current
IDD4R
IDD4W
IDD5
IDD6
260
210
190
3
220
180
160
3
mA
mA
mA
mA
1
Note 1. Enable on-chip refresh and address counters.
AC Operation Conditions & Timing Specification
AC Operation Conditions
Parameter
Input High (Logic 1) Voltage, DQ, DQS and DM signals
Input Low (Logic 0) Voltage, DQ, DQS and DM signals
Input Different Voltage, CLK and CLK inputs
Input Crossing Point Voltage, CLK and CLK inputs
Symbol
V
IH
(AC)
V
IL
(AC)
V
ID
(AC)
V
IX
(AC)
0.7
0.5*V
DDQ
-0.2
Min
V
REF
+ 0.45
V
REF
- 0.45
V
DDQ
+0.6
0.5*V
DDQ
+0.2
Max
Unit
V
V
V
V
1
2
Note
Note1. V
ID
is the magnitude of the difference between the input level on CLK and the input on CLK .
2. The value of V
IX
is expected to equal 0.5*V
DDQ
of the transmitting device and must track variations in the DC level of the
same.
Input / Output Capacitance
(V
DD
= 2.375V,
V
DDQ
=2.5~2.625V, V
DDQ
=2.375V~2.625V,
T
A
= 25 °C , f = 1MHz)
Parameter
Input capacitance
(A0~A11, BA0~BA1, CKE, CS , RAS , CAS ,
WE
)
Input capacitance (CLK, CLK )
Data & DQS input/output capacitance
Input capacitance (DM)
Symbol
C
IN1
C
IN2
C
OUT
C
IN3
Min
2
2
4.0
4.0
Max
3
3
5
5
Unit
pF
pF
pF
pF
Elite Semiconductor Memory Technology Inc.
Publication Date : Sep. 2006
Revision : 1.0
5/49