欢迎访问ic37.com |
会员登录 免费注册
发布采购

M12S64322A 参数 Datasheet PDF下载

M12S64322A图片预览
型号: M12S64322A
PDF下载: 下载PDF文件 查看货源
内容描述: 512K ×32位×4银行同步DRAM [512K x 32 Bit x 4 Banks Synchronous DRAM]
分类和应用: 动态存储器
文件页数/大小: 46 页 / 754 K
品牌: ESMT [ ELITE SEMICONDUCTOR MEMORY TECHNOLOGY INC. ]
 浏览型号M12S64322A的Datasheet PDF文件第1页浏览型号M12S64322A的Datasheet PDF文件第2页浏览型号M12S64322A的Datasheet PDF文件第3页浏览型号M12S64322A的Datasheet PDF文件第4页浏览型号M12S64322A的Datasheet PDF文件第6页浏览型号M12S64322A的Datasheet PDF文件第7页浏览型号M12S64322A的Datasheet PDF文件第8页浏览型号M12S64322A的Datasheet PDF文件第9页  
ESMT
CAPACITANCE
(V
DD
= 2.5V, T
A
= 25
°C , f = 1MHZ)
Parameter
Input capacitance (A0 ~ A10, BA0 ~ BA1)
Input capacitance
(CLK, CKE, CS , RAS , CAS ,
WE
& DQM)
Data input/output capacitance (DQ0 ~ DQ31)
Symbol
CIN1
CIN2
COUT
Min
2.5
2.5
2
Max
4
4
6.5
M12S64322A
Unit
pF
pF
pF
DC CHARACTERISTICS
Recommended operating condition unless otherwise noted,T
A
= 0 to 70 °C
CAS
Latency
Version
-6
-7
Unit
Note
Parameter
Symbol
Test Condition
Burst Length = 1
Operating Current
(One Bank Active)
I
CC1
I
CC2P
I
CC2PS
I
CC2N
I
CC2NS
t
RC
t
RC(min)
I
OL
= 0 mA
CKE
V
IL
(max), tcc = 15ns
CKE & CLK
V
IL
(max), t
cc
=
CKE
V
IH
(min), CS
V
IH
(min), t
cc
= 15ns
Input signals are changed one time during 30ns
CKE
V
IH
(min), CLK
V
IL
(max), t
cc
=
input signals are stable
CKE
V
IL
(max), tcc = 15ns
CKE & CLK
V
IL
(max), t
cc
=
CKE
V
IH
(min), CS
V
IH
(min), t
CC
=15ns
Input signals are changed one time during 2clks
All other pins
V
DD
-0.2V or
0.2V
CKE
V
IH
(min), CLK
V
IL
(max), tcc =
input signals are stable
I
OL
= 0 mA
Page Burst
2 Banks activated
t
RC
t
RC(min)
CKE
0.2V
3
2
100
1.5
80
mA
1,2
Precharge Standby Current
in power-down mode
mA
1.5
20
mA
10
10
10
30
mA
mA
Precharge Standby Current
in non power-down mode
Active Standby Current
in power-down mode
Active Standby Current
in non power-down mode
(One Bank Active)
I
CC3P
I
CC3PS
I
CC3N
I
CC3NS
10
200
180
200
2
180
mA
Operating Current
(Burst Mode)
Refresh Current
Self Refresh Current
Note :
I
CC4
mA
160
180
mA
mA
1,2
I
CC5
I
CC6
1. Measured with outputs open.
2. Input signals are changed one time during 2 CLKS.
Elite Semiconductor Memory Technology Inc.
Publication Date: Mar. 2009
Revision: 1.1
5/46