欢迎访问ic37.com |
会员登录 免费注册
发布采购

M12L64164A-5TIG 参数 Datasheet PDF下载

M12L64164A-5TIG图片预览
型号: M12L64164A-5TIG
PDF下载: 下载PDF文件 查看货源
内容描述: 1M ×16位×4银行同步DRAM [1M x 16 Bit x 4 Banks Synchronous DRAM]
分类和应用: 动态存储器
文件页数/大小: 45 页 / 821 K
品牌: ESMT [ ELITE SEMICONDUCTOR MEMORY TECHNOLOGY INC. ]
 浏览型号M12L64164A-5TIG的Datasheet PDF文件第1页浏览型号M12L64164A-5TIG的Datasheet PDF文件第2页浏览型号M12L64164A-5TIG的Datasheet PDF文件第3页浏览型号M12L64164A-5TIG的Datasheet PDF文件第4页浏览型号M12L64164A-5TIG的Datasheet PDF文件第6页浏览型号M12L64164A-5TIG的Datasheet PDF文件第7页浏览型号M12L64164A-5TIG的Datasheet PDF文件第8页浏览型号M12L64164A-5TIG的Datasheet PDF文件第9页  
ESMT  
M12L64164A  
Operation Temperature Condition -40°C~85°C  
DC CHARACTERISTICS  
Recommended operating condition unless otherwise notedTA = -40 to 85 °C  
VERSION  
PARAMETER  
SYMBOL  
TEST CONDITION  
UNIT NOTE  
-5  
-6  
-7  
Burst Length = 1, t RC t RC(min), IOL = 0 mA,  
tcc = tcc(min)  
Operating Current  
(One Bank Active)  
ICC1  
100  
85  
85  
mA  
mA  
1,2  
ICC2P  
2
1
CKE VIL(max), tcc = tcc(min)  
CKE & CLK VIL(max), tcc = ∞  
Precharge Standby Current  
in power-down mode  
ICC2PS  
20  
CKE VIH(min), CS VIH(min), tcc = tcc(min)  
Input signals are changed one time during 2CLK  
ICC2N  
Precharge Standby Current  
in non power-down mode  
mA  
10  
CKE VIH(min), CLK VIL(max), tcc = ∞  
input signals are stable  
ICC2NS  
ICC3P  
10  
10  
CKE VIL(max), tcc = tcc(min)  
CKE & CLK VIL(max), tcc = ∞  
Active Standby Current  
in power-down mode  
mA  
mA  
ICC3PS  
CKE VIH(min), CS VIH(min), tCC=15ns  
Input signals are changed one time during 2clks  
All other pins VDD-0.2V or 0.2V  
ICC3N  
Active Standby Current  
in non power-down mode  
(One Bank Active)  
30  
CKE VIH(min), CLK VIL(max), tcc = ∞  
ICC3NS  
25  
mA  
mA  
input signals are stable  
Operating Current  
(Burst Mode)  
IOL = 0 mA, Page Burst, All Bank active  
Burst Length = 4, CAS Latency = 3  
tRC tRC(min), tCC = tcc(min)  
ICC4  
1,2  
180  
180  
150  
140  
140  
Refresh Current  
ICC5  
ICC6  
150  
1
mA  
mA  
Self Refresh Current  
CKE 0.2V  
Note : 1. Measured with outputs open.  
2. Input signals are changed one time during 2 CLKS.  
Elite Semiconductor Memory Technology Inc.  
Publication Date: Dec. 2007  
Revision: 1.2 5/45  
 复制成功!