欢迎访问ic37.com |
会员登录 免费注册
发布采购

M12L32162A-6TG 参数 Datasheet PDF下载

M12L32162A-6TG图片预览
型号: M12L32162A-6TG
PDF下载: 下载PDF文件 查看货源
内容描述: 1米x 16Bit的X 2Banks同步DRAM [1M x 16Bit x 2Banks Synchronous DRAM]
分类和应用: 存储内存集成电路光电二极管动态存储器
文件页数/大小: 29 页 / 756 K
品牌: ESMT [ ELITE SEMICONDUCTOR MEMORY TECHNOLOGY INC. ]
 浏览型号M12L32162A-6TG的Datasheet PDF文件第21页浏览型号M12L32162A-6TG的Datasheet PDF文件第22页浏览型号M12L32162A-6TG的Datasheet PDF文件第23页浏览型号M12L32162A-6TG的Datasheet PDF文件第24页浏览型号M12L32162A-6TG的Datasheet PDF文件第26页浏览型号M12L32162A-6TG的Datasheet PDF文件第27页浏览型号M12L32162A-6TG的Datasheet PDF文件第28页浏览型号M12L32162A-6TG的Datasheet PDF文件第29页  
ESMT  
M12L32162A  
Mode Register Set Cycle  
Auto Refresh Cycle  
1
2
3
4
5
6
0
1
2
3
4
5
6
7
8
9
10  
0
C L O C K  
H I G H  
H I G H  
C K E  
C S  
*Note 2  
tR C  
RA S  
*Note1  
*Note 3  
CA S  
Key  
A D D R  
R a  
D Q  
W E  
H i - Z  
H i - Z  
D Q M  
M R S  
New C om m a n d  
Auto Ref res h  
New C om m a n d  
:D on ' t C ar e  
*Both banks precharge should be completed before Mode Register Set cycle and auto refresh cycle.  
MODE REGISTER SET CYCLE  
*Note: 1. CS ,RAS , CAS & WE activation at the same clock cycle with address key will set internal mode register.  
2.Minimum 2 clock cycles should be met before new RAS activation.  
3.Please refer to Mode Register Set table.  
Elite Semiconductor Memory Technology Inc.  
Publication Date : Mar. 2009  
Revision : 1.2 25/29  
 复制成功!