欢迎访问ic37.com |
会员登录 免费注册
发布采购

PBM99080/32LG 参数 Datasheet PDF下载

PBM99080/32LG图片预览
型号: PBM99080/32LG
PDF下载: 下载PDF文件 查看货源
内容描述: [Telecom Circuit, 1-Func, LGA-78]
分类和应用: 电信电信集成电路
文件页数/大小: 22 页 / 290 K
品牌: ERICSSON [ ERICSSON ]
 浏览型号PBM99080/32LG的Datasheet PDF文件第7页浏览型号PBM99080/32LG的Datasheet PDF文件第8页浏览型号PBM99080/32LG的Datasheet PDF文件第9页浏览型号PBM99080/32LG的Datasheet PDF文件第10页浏览型号PBM99080/32LG的Datasheet PDF文件第12页浏览型号PBM99080/32LG的Datasheet PDF文件第13页浏览型号PBM99080/32LG的Datasheet PDF文件第14页浏览型号PBM99080/32LG的Datasheet PDF文件第15页  
PBM 990 80  
Pad types:  
GND = Baseband VSS power supply pad  
DI  
= Input pad  
FGND = Flash memory VSS power supply pad  
DIU  
DID  
DIS  
= Input pad with pull-up  
= Input pad with pull-down  
= Schmitt trigger input pad  
PHY = USB transceiver pad shared with UART1  
RI and DCD pins  
Power group: The number indicates which IO power group  
the pin belongs to.  
ANA = Analog pad  
DO3 = 3x drive, 6 mA output pad  
Other information:  
DO3T = Tri-stateable 3x drive, 6 mA output pad  
BD3 = 3x drive, 6 mA bidirectional input/output pad  
All pins which are defined as inputs in the application and  
is not connected to any driving external circuit must be  
pulled to either VDDIO or VSS i.e. must not be floating. The  
following input pins have internal pull resistors: NCLKSQEN,  
LPOSELECT, NPWRAVAIL, NPWRFAIL, EXTINT,  
CP  
FP  
= Baseband core VDD power supply pad  
= Flash memory VDD power supply pad  
= IO group VDD power supply pad  
IOP  
UART2CTS, TESTEN, TCK, TDI, TMS, NTRST.  
All pin names that starts with an “N” are active low.  
Connections  
�ꢈ  
�ꢀꢀꢁꢂꢃ  
ꢄꢀꢅꢆꢇ  
�ꢀꢀꢆꢈꢉ  
�ꢊꢊꢆꢈꢃ  
�ꢊꢊꢋꢂꢂ  
ꢌꢍꢎꢏꢐ  
ꢏꢅ  
ꢇꢎꢑꢀꢑꢏ  
ꢋꢄꢒꢍ  
ꢋꢄꢒꢓ  
ꢋꢄꢒ  
ꢄꢂꢔ  
ꢅꢆꢇ  
ꢑꢅꢏꢆꢇꢏ  
�ꢀꢀ  
�ꢀꢀꢅꢆꢆ  
ꢇꢈꢃꢉꢊ  
ꢃꢉꢀ  
ꢇꢈꢃꢉꢊ  
ꢁꢉꢀ  
ꢇꢈꢃꢉꢊ  
ꢃꢋ  
ꢇꢀꢌ�ꢉꢍ  
ꢄꢌꢁ  
ꢇꢈꢃꢉꢐ  
ꢃꢉꢀ  
ꢇꢈꢃꢉꢐ  
ꢑꢉꢃ  
ꢁꢂꢃꢄ  
ꢎꢈꢏꢇꢅ  
�ꢑꢑꢒꢆ  
�ꢑꢑꢓꢂꢔ  
ꢁꢑꢂ  
�ꢀꢀꢓꢂꢔ  
ꢇꢈꢃꢉꢐ  
ꢁꢉꢀ  
�ꢑꢑ  
�ꢀꢀꢓꢂꢐ  
ꢅꢁꢕ  
ꢇꢈꢃꢉꢐ  
ꢑꢀꢃ  
�ꢀꢀꢓꢂꢊ  
ꢁꢂꢃꢄ  
ꢀꢖꢗꢁ  
ꢗꢁꢆꢏꢀꢘ  
ꢄꢗ  
�ꢑꢑꢓꢂꢊ  
ꢙꢅꢓꢂꢌꢚ  
ꢇꢈꢃꢉꢐ  
ꢃꢋ  
ꢇꢈꢃꢉꢐ  
ꢉꢋ  
ꢉꢋꢑꢈꢉꢈ  
ꢈꢂꢈꢏꢐ  
ꢆꢂꢍ  
ꢅꢛꢑꢂꢒꢒ  
ꢇꢈꢃꢉꢐ  
ꢃꢓꢍ  
�ꢄꢅꢆꢇ  
ꢂꢈꢂꢉ  
�ꢀꢁꢂꢃꢄꢅꢆꢆꢇꢈꢃꢆꢉꢊꢄ  
ꢋꢌꢍꢃꢎꢁꢀꢅꢆꢃꢏꢃꢆꢉꢊꢄ  
ꢋꢌꢍꢃꢎꢁꢀꢅꢆꢃꢐꢃꢆꢉꢊꢄ  
ꢋꢌꢍꢃꢎꢁꢀꢅꢆꢃꢑꢃꢆꢉꢊꢄ  
ꢋꢌꢍꢃꢎꢁꢀꢅꢆꢃꢒꢃꢆꢉꢊꢄ  
�ꢀꢁꢂꢃ  
�ꢀꢁꢂ  
ꢋꢂꢂꢌꢍꢎ  
ꢋꢀꢀꢌꢍꢎ  
�ꢀꢁꢂꢃꢄ  
ꢀꢑꢒꢆ  
ꢍꢒ  
ꢈꢃꢀ  
ꢒꢊꢓꢅ  
ꢄꢋꢄꢌꢏ  
ꢏꢊꢍ  
ꢔꢌꢒ  
ꢈꢂꢌ  
ꢏꢊꢍ  
ꢀꢕꢏꢕꢈꢆ  
�ꢀꢁꢂꢃꢅ  
ꢆꢇꢈꢁꢉꢊ  
ꢋꢉꢌꢉ  
ꢍꢀꢎꢈ  
ꢏꢉꢁꢊ  
�ꢀꢁꢂꢃꢐ  
ꢉꢍꢌꢆꢎ  
ꢌꢘꢆ  
ꢊꢀꢂ  
ꢈꢑꢋꢉꢌꢉ  
ꢌꢑꢂꢍ  
ꢈꢑꢂꢍ  
ꢀꢑꢂꢍ  
ꢑꢂꢒꢌ  
ꢍꢆꢓꢆ  
ꢕꢆꢆ  
ꢕꢆꢆ  
ꢕꢆꢆꢁꢂꢐ  
�ꢀꢁꢂꢃꢗ  
�ꢀꢁꢂꢃꢚ  
ꢌꢖꢔ  
ꢌꢋꢁ  
ꢎꢉꢔꢒꢀ  
ꢖꢂꢈꢇ  
ꢖꢂꢈꢇ  
ꢆꢓꢆꢖꢊꢔ  
ꢈꢇ  
ꢕꢆꢆꢏꢊꢅ  
ꢕꢋꢋ  
ꢕꢋꢋ  
ꢆꢇꢈꢁꢉꢊ  
ꢖꢊꢔ  
ꢕꢋꢋꢁꢂꢐ  
ꢍꢌꢈꢆꢌ  
ꢌꢇꢆꢌꢇꢍ  
ꢌꢑꢖꢊ  
ꢖꢂꢈꢇ  
ꢖꢂꢈꢇ  
Figure 4. Pin configuration (top view, balls face down)  
11