欢迎访问ic37.com |
会员登录 免费注册
发布采购

EM78P259NSO14J 参数 Datasheet PDF下载

EM78P259NSO14J图片预览
型号: EM78P259NSO14J
PDF下载: 下载PDF文件 查看货源
内容描述: [EM78Q153SN EM78P153SP EM78P153SN EM78156EH EM78156EP EM78156EM EM78156EKM EM78Q156ELP EM78Q156ELM EM78Q156ELKM EM78P156ELP EM78P156ELM EM78P156ELKM EM78P156NP EM78P156NM EM78447SH EM78447SAP EM78447SAM EM78447SAS EM78447SBP EM78447SBWM EM78Q447SH EM78Q447SAP EM78Q447SAM EM78Q447SBP EM78Q447SBWM EM78P447SAP EM78P447SAM EM78P447SAS EM78P447SBP EM78P447SBWM EM78Q257 EM78Q257AP EM78Q257AM EM78Q257BP EM78Q257BM EM78P257AP EM78P257AM EM78P257BP EM78P257BM EM78451H EM78451P EM78451AQ EM]
分类和应用:
文件页数/大小: 81 页 / 2574 K
品牌: ELAN [ ELAN MICROELECTRONICS CORP ]
 浏览型号EM78P259NSO14J的Datasheet PDF文件第8页浏览型号EM78P259NSO14J的Datasheet PDF文件第9页浏览型号EM78P259NSO14J的Datasheet PDF文件第10页浏览型号EM78P259NSO14J的Datasheet PDF文件第11页浏览型号EM78P259NSO14J的Datasheet PDF文件第13页浏览型号EM78P259NSO14J的Datasheet PDF文件第14页浏览型号EM78P259NSO14J的Datasheet PDF文件第15页浏览型号EM78P259NSO14J的Datasheet PDF文件第16页  
EM78P258N  
8-Bit Microprocessor with OTP ROM  
"JMP" instruction allows direct loading of the lower 10 program counter bits. Thus,  
"JMP" allows PC to jump to any location within a page.  
"CALL" instruction loads the lower 10 bits of the PC, and then PC+1 is pushed into  
the stack. Thus, the subroutine entry address can be located anywhere within a  
page.  
"RET" ("RETL k", "RETI") instruction loads the program counter with the contents  
of the top of stack.  
"ADD R2, A" allows a relative address to be added to the current PC, and the ninth  
and above bits of the PC will increase progressively.  
"MOV R2, A" allows loading of an address from the "A" register to the lower 8 bits of  
the PC, and the ninth and tenth bits (A8 ~ A9) of the PC will remain unchanged.  
Any instruction (except “ADD R2,A”) that is written to R2 (e.g., "MOV R2, A", "BC  
R2, 6",⋅⋅⋅⋅⋅) will cause the ninth bit and the tenth bit (A8 ~ A9) of the PC to remain  
unchanged.  
In the case of EM78P258N, the most significant bit (A10) will be loaded with the  
content of PS0 in the status register (R3) upon execution of a "JMP", "CALL", or  
any other instructions set which write to R2.  
All instructions are single instruction cycle (fclk/2 or fclk/4) except for the  
instructions that are written to R2. Note that these instructions need one or two  
instructions cycle as determined by Code Option Register CYES bit.  
6 •  
Product Specification (V1.0) 06.16.2005  
(This specification is subject to change without further notice)  
 复制成功!