欢迎访问ic37.com |
会员登录 免费注册
发布采购

EM78156EAS 参数 Datasheet PDF下载

EM78156EAS图片预览
型号: EM78156EAS
PDF下载: 下载PDF文件 查看货源
内容描述: 8位微控制器与MASK ROM [8-Bit Microcontroller with MASK ROM]
分类和应用: 微控制器光电二极管局域网有原始数据的样本ROM
文件页数/大小: 48 页 / 420 K
品牌: ELAN [ ELAN MICROELECTRONICS CORP ]
 浏览型号EM78156EAS的Datasheet PDF文件第21页浏览型号EM78156EAS的Datasheet PDF文件第22页浏览型号EM78156EAS的Datasheet PDF文件第23页浏览型号EM78156EAS的Datasheet PDF文件第24页浏览型号EM78156EAS的Datasheet PDF文件第26页浏览型号EM78156EAS的Datasheet PDF文件第27页浏览型号EM78156EAS的Datasheet PDF文件第28页浏览型号EM78156EAS的Datasheet PDF文件第29页  
EM78156E  
8-Bit Microcontroller with MASK ROM  
Any pin configured as output or P60 pin configured as /INT is excluded from this  
function. The Port 6 Input Status Changed Interrupt can wake up the EM78156E from  
the sleep mode if Port 6 is enabled prior to going into the sleep mode by executing  
SLEP. When the chip wakes-up, the controller will continue to execute the succeeding  
address if the global interrupt is disabled or branch to the interrupt vector 008H if the  
global interrupt is enabled.  
RF is the interrupt status register that records the interrupt requests in the relative  
flags/bits. IOCF is an interrupt mask register. The global interrupt is enabled by the  
ENI instruction and is disabled by the DISI instruction. When one of the interrupts  
(enabled) occurs, the next instruction will be fetched from address 008H. Once in the  
interrupt service routine, the source of an interrupt can be determined by polling the flag  
bits in RF. The interrupt flag bit must be cleared by instructions before leaving the  
interrupt service routine and before interrupts are enabled to avoid recursive interrupts.  
The flag (except ICIF bit) in the Interrupt Status Register (RF) is set regardless of the  
status of its mask bit or the execution of ENI. Note that the outcome of RF will be the  
logic AND of RF and IOCF (refer to Fig. 10). The RETI instruction ends the interrupt  
routine and enables the global interrupt (the execution of ENI).  
When an interrupt is generated by the INT instruction (enabled), the next instruction will  
be fetched from address 001H.  
VCC  
P
D
Q
IRQn  
R
/IRQn  
CLK  
INT  
_
Q
IRQm  
C
L
RFRD  
RF  
ENI/DISI  
P
IOD  
Q
D
R
CLK  
_
Q
IOCFWR  
C
L
IOCF  
/RESET  
IOCFRD  
RFWR  
Fig. 10 Interrupt Input Circuit  
Product Specification (V1.3) 07.29.2004  
21  
(This specification is subject to change without further notice)  
 复制成功!