欢迎访问ic37.com |
会员登录 免费注册
发布采购

EM77950 参数 Datasheet PDF下载

EM77950图片预览
型号: EM77950
PDF下载: 下载PDF文件 查看货源
内容描述: BB控制器 [BB Controller]
分类和应用: 控制器
文件页数/大小: 102 页 / 928 K
品牌: ELAN [ ELAN MICROELECTRONICS CORP ]
 浏览型号EM77950的Datasheet PDF文件第32页浏览型号EM77950的Datasheet PDF文件第33页浏览型号EM77950的Datasheet PDF文件第34页浏览型号EM77950的Datasheet PDF文件第35页浏览型号EM77950的Datasheet PDF文件第37页浏览型号EM77950的Datasheet PDF文件第38页浏览型号EM77950的Datasheet PDF文件第39页浏览型号EM77950的Datasheet PDF文件第40页  
EM77950  
BB Controller  
7.1.9 Table Look-up Pointer – LTBL (0x0B), and HTBL (0x0C)  
The maximum length of a table is 64K, and can be accessed through registers LTBL  
and HTBL. HTBL is the high byte of the pointer, whereas LTBL is the low byte.  
7.1.10 Stack Pointer – STKPTR (0x0D)  
Register RD indicates how many stacks the current free run program uses. It is a read  
only register.  
7.1.11 Repeat Counter – RPTC (0x0E)  
The RE register is used to set how many times the “RPT” instruction is going to read the  
table.  
7.1.12 Prescaler Counter – PRC (0x0F)  
Prescaler counter for TCC.  
7.1.13 Real Time Clock Counter – RTCC (0x10)  
TCC counter.  
7.1.14 Interrupt Flag Register – INTF (0x11)  
Bit 7  
Bit 6  
Bit 5  
Bit 4  
Bit 3  
Bit 2  
Bit 1  
Bit 0  
ADIF  
RBFIF  
PWM1IF PWM0IF  
EINT1F  
EINT0F  
TCCOF  
FRCOF  
Bit 0 (FRCOF): FRC Overflow interrupt. Set as the contents of the FRC counter  
change from 0xFFFF to 0x0000, reset by software.  
Bit 1 (TCCOF): TCC Overflow interrupt. Set as the contents of the TCC counter  
change from 0xFF to 0x00, reset by software.  
Bits 2 ~ 3 (EINT0F & EINTIF): External input pin interrupt flag. Interrupt occurs at a  
defined edge of the external input pin, reset by software.  
Bits 4 ~ 5 (PWM0IF & PWM1IF): PWM interrupt flag. Interrupt occurs when TMRX is  
equal to PRDX, reset by software.  
Bit 6 (RBFIF): SPI receiving buffer full Interrupt flag. Interrupt occurs when an 8-bit  
data is received, reset by software.  
Bit 7 (ADIF): ADC conversion complete interrupt flag.  
Each bit can function independently regardless whether its related  
interrupt mask bit is enabled or not.  
28 •  
Product Specification (V1.0) 10.09.2007  
(This specification is subject to change without further notice)  
 
 复制成功!