EM25LV010
1 Megabit (128K x 8) Serial Flash Memory
SPECIFICATION
S#
C
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
0
Instruction
Status Register Out
Status Register Out
D
Q
High Impedance
7 6
MSB
1
0
5 4 3 2
6
4
2
0
1 7
7
5
3
MSB
Figure 12: Read Status Register (RDSR) Sequence
S#
1 2 3 4 5 6 7 8 9 10 11 12
14 15
0
13
C
Instruction
Satus Register In
D
Q
6
4
2
0
7
5
3
1
High Impedance
MSB
Figure 13: Write Status Register (WRSR) Sequence
S#
C
1
2 3 4 5 6 7
37
0
8
9 10
28 29 30 31 32 33 34 35 36
38 39
Instruction
24-Bit Address
D
Q
22
2
0
1
23
21
3
MSB
Data Out 1
Data Out 2
7
High Impedance
7
6
1
2 0
5
4
3
MSB
Figure 14: Read Data Bytes (READ) Sequence
This specification is subject to change without further notice. (11.08.2004 V1.0)
Page 25 of 30