欢迎访问ic37.com |
会员登录 免费注册
发布采购

EM25LV010-33RKGBS 参数 Datasheet PDF下载

EM25LV010-33RKGBS图片预览
型号: EM25LV010-33RKGBS
PDF下载: 下载PDF文件 查看货源
内容描述: 1兆位( 128K ×8 )串行闪存 [1 Megabit (128K x 8) Serial Flash Memory]
分类和应用: 闪存
文件页数/大小: 30 页 / 536 K
品牌: ELAN [ ELAN MICROELECTRONICS CORP ]
 浏览型号EM25LV010-33RKGBS的Datasheet PDF文件第1页浏览型号EM25LV010-33RKGBS的Datasheet PDF文件第2页浏览型号EM25LV010-33RKGBS的Datasheet PDF文件第4页浏览型号EM25LV010-33RKGBS的Datasheet PDF文件第5页浏览型号EM25LV010-33RKGBS的Datasheet PDF文件第6页浏览型号EM25LV010-33RKGBS的Datasheet PDF文件第7页浏览型号EM25LV010-33RKGBS的Datasheet PDF文件第8页浏览型号EM25LV010-33RKGBS的Datasheet PDF文件第9页  
EM25LV010  
1 Megabit (128K x 8) Serial Flash Memory  
SPECIFICATION  
4 Chip Select (S#):  
When this input signal is High, the device is deselected and Serial Data Output (Q) is at high  
impedance state. Unless an internal Program, Erase, or Write Status Register cycle is in  
progress, the device will be in the Standby mode (this is not the Deep Power-down mode).  
Driving Chip Select (S#) Low enables the device, and places it in the active power mode.  
After Power-up, a falling edge on Chip Select (S#) is required prior to the start of any  
instruction.  
5 Write Protect (W#):  
This input pin can be used to prevent the Status Register from being written and active low.  
When used in conjunction with the Status Register’s Block Protect (BP1 and BP1) bits and  
Status Register Protect (SRWD) bits, a portion of or the entire memory array can be hardware  
protected.  
6 Hold (HOLD#):  
This input pin is used to pause any serial communications with the device without the need to  
deselect the device. When HOLD# is brought low, the Serial Data Output (Q) is at high  
impedance state, and Serial Data Input (D) & Serial Clock (C) are Don’t Care. To start the  
Hold condition, the device must be selected with Chip Select (S#) driven Low.  
SPI Modes  
These devices can be driven by a microcontroller with its SPI peripheral running in either of  
the two following modes:  
CPOL=0, CPHA=0  
CPOL=1, CPHA=1  
Under these two modes, input data is latched in on the rising edge of Serial Clock (C), and  
output data is available from the falling edge of Serial Clock (C).  
The difference between the two modes, as shown in Figure 2, is the clock polarity when the  
bus master is in Stand-by mode and not transferring data:  
C remains at 0 for (CPOL=0, CPHA=0)  
C remains at 1 for (CPOL=1, CPHA=1)  
This specification is subject to change without further notice. (11.08.2004 V1.0)  
Page 3 of 30