EDJ1108BABG, EDJ1116BABG
One bit wide logical interface via all DQ pins during READ operation
Register Read on ×8:
DQ [0] drives information from MPR.
DQ [7:1] either drive the same information as DQ [0], or they drive 0.
Register Read on ×16:
DQL [0] and DQU [0] drive information from MPR.
DQL [7:1] and DQU [7:1] either drive the same information as DQL [0], or they drive 0.
Note: A standardization of which DQ is used by DDR3 SDRAM for MPR reads is strongly recommended to ensure
functionality also for AMB2 on DDR3 FB-DIMM.
• Addressing during Multi Purpose Register reads for all MPR agents:
BA [2:0]: don’t care.
A [1:0]: A [1:0] must be equal to ‘00’b. Data read burst order in nibble is fixed
A [2]:
For BL8, A [2] must be equal to 0.
Burst order is fixed to [0,1,2,3,4,5,6,7] *1
For Burst Chop 4 cases, the burst order is switched on nibble base
A [2] = 0, Burst order: 0,1,2,3 *1
A [2] = 1, Burst order: 4,5,6,7 *1
A [9:3]: don’t care
A10(AP): don’t care
A12(/BC): Selects burst chop mode on-the-fly, if enabled within MR0
A11: don’t care
• Regular interface functionality during register reads:
Support two burst ordering which are switched with A2 and A [1:0] = 00.
Support of read burst chop (MRS and on-the-fly via A12(/BC).
All other address bits (remaining column address bits including A10, all bank address bits) will be ignored
by the DDR3 SDRAM.
Regular read latencies and AC timings apply.
DLL must be locked prior to MPR Reads.
Note: Burst order bit 0 is assigned to LSB and burst order bit 7 is assigned to MSB of the selected MPR agent.
Data Sheet E1248E40 (Ver. 4.0)
91