欢迎访问ic37.com |
会员登录 免费注册
发布采购

EDJ1116BBSE-8A-F 参数 Datasheet PDF下载

EDJ1116BBSE-8A-F图片预览
型号: EDJ1116BBSE-8A-F
PDF下载: 下载PDF文件 查看货源
内容描述: 1G位DDR3 SDRAM [1G bits DDR3 SDRAM]
分类和应用: 存储内存集成电路动态存储器双倍数据速率
文件页数/大小: 151 页 / 1895 K
品牌: ELPIDA [ ELPIDA MEMORY ]
 浏览型号EDJ1116BBSE-8A-F的Datasheet PDF文件第12页浏览型号EDJ1116BBSE-8A-F的Datasheet PDF文件第13页浏览型号EDJ1116BBSE-8A-F的Datasheet PDF文件第14页浏览型号EDJ1116BBSE-8A-F的Datasheet PDF文件第15页浏览型号EDJ1116BBSE-8A-F的Datasheet PDF文件第17页浏览型号EDJ1116BBSE-8A-F的Datasheet PDF文件第18页浏览型号EDJ1116BBSE-8A-F的Datasheet PDF文件第19页浏览型号EDJ1116BBSE-8A-F的Datasheet PDF文件第20页  
EDJ1104BBSE, EDJ1108BBSE, EDJ1116BBSE  
AC and DC Logic Input Levels for Differential Signals  
Differential signal definition  
Definition of Differential AC-swing and “time above AC-level” tDVAC  
[Differential AC and DC Input Levels]  
Parameter  
Symbol  
min.  
typ.  
max.  
Unit  
V
Notes  
3
Differential input logic high VIHdiff  
+0.200  
*
1
1
3
Differential input logic low  
Differential input logic AC  
Differential input logic AC  
VILdiff  
*
–0.200  
V
2 × (VIH (AC) −  
3
VIHdiff (AC)  
VILdiff (AC)  
*
V
2
2
VREF)  
3
*
2 × (VREF VIL(AC)) V  
Notes: 1 Used to define a differential signal slew-rate.  
2. For CK, /CK use VIH/VIL(AC) of address/command and VREFCA; for strobes (DQS, /DQS, DQSL,  
/DQSL, DQSU, /DQSU) use VIH/VIL(AC) of DQs and VREFDQ; if a reduced ac-high or ac-low level is  
used for a signal group, then the reduced level applies also here.  
3
These values are not defined, however the single ended components of differential signal CK, /CK, DQS,  
/DQS, DQSL, /DQSL, DQSU, /DQSU need to be within the respective limits (VIH(DC) max, VIL(DC)min)  
for single-ended signals as well as the limitations for overshoot and undershoot. Refer to Overshoot and  
Undershoot specifications.  
Data Sheet E1375E50 (Ver. 5.0)  
16  
 复制成功!