DP805x Instructions set details
- 60 -
3.29.3.
ORL A, @RI
Operation: (PC) ← (PC) + 1
(A) ← (A) or ((Ri))
Bytes:
Cycles:
1
2
Encoding:
0
1
0
0
0
1
1
0
1
1
i
3.29.4.
ORL A, #DATA
Operation: (PC) ← (PC) + 1
(A) ← (A) or #data
Bytes:
Cycles:
2
2
Encoding:
0
1
0
0
0
1
0
0
1
immediate data
3.29.5.
ORL DIRECT, A
Operation: (PC) ← (PC) + 1
(direct) ← (direct) or (A)
Bytes:
Cycles:
2
3
Encoding:
0
1
0
0
0
0
direct address
3.29.6.
ORL DIRECT, #DATA
Operation: (PC) ← (PC) + 1
(direct) ← (direct) or #data
Bytes:
Cycles:
3
3
Encoding:
0
1
0
0
0
0
direct address
Immediate data
Instruction:
ORL C, <src-bit>
All trademarks mentioned in this document
are trademarks of their respective owners.
http://www.DigitalCoreDesign.com
http://www.dcd.pl
Copyright 1999-2003 DCD – Digital Core Design. All Rights Reserved.
DCD [ DIGITAL CORE DESIGN ]
