PERFORMANCE
The following tables give a survey about the
Core area and performance in ASICs Devices
(CPU features and peripherals have been in-
cluded):
Device
0.25u typical
0.25u typical
Optimization
area
speed
F
max
100 MHz
250 MHz
43700
45000
40000
35000
30000
25000
20000
15000
10000
5000
0
80C51 (12MHz)
DP80390CPU (250MHz)
Core performance in ASIC devices
268
1550
For a user the most important is application
speed improvement. The most commonly used
arithmetic functions and theirs improvement
are shown in table below. Improvement was
computed as {80C51 clock periods} divided by
{DP80390CPU clock periods} required to exe-
cute an identical function. More details are
available in core documentation.
Function
8-bit addition (immediate
data)
8-bit addition (direct
addressing)
8-bit addition (indirect
addressing)
8-bit addition (register
addressing)
8-bit subtraction (immediate
data)
8-bit subtraction (direct
addressing)
8-bit subtraction (indirect
addressing)
8-bit subtraction (register
addressing)
8-bit multiplication
8-bit division
16-bit addition
16-bit subtraction
16-bit multiplication
32-bit addition
32-bit subtraction
32-bit multiplication
Average speed improvement:
Improvement
9,00
9,00
9,00
12,00
9,00
9,00
9,00
12,00
16,00
9,60
12,00
12,00
13,60
12,00
12,00
12,60
11,12
80C310 (33MHz)
Area utilized by the each unit of DP80390CPU
core in vendor specific technologies is summa-
rized in table below.
Component
CPU*
Interrupt Controller
Power Management Unit
Total area
Area
[Gates]
[FFs]
6500
350
50
6900
315
40
5
360
*CPU – consisted of ALU, Opcode Decoder, Control Unit, Program &
Internal & External Memory Interfaces, User SFRs Interface
Core components area utilization
Dhrystone Benchmark Version 2.1 was used to
measure Core performance. The following ta-
ble gives a survey about the DP80390CPU
performance in terms of Dhrystone/sec and
VAX MIPS rating.
Device
80C51
80C310
DP80390CPU
Target
-
-
0.25u
Clock
frequency
12 MHz
33 MHz
250 MHz
Dhry/sec
(VAX MIPS)
268 (0.153)
1550 (0.882)
43700 (24.872)
Core performance in terms of Dhrystones
All trademarks mentioned in this document
are trademarks of their respective owners.
http://www.DigitalCoreDesign.com
http://www.dcd.pl
Copyright 1999-2003 DCD – Digital Core Design. All Rights Reserved.
DCD [ DIGITAL CORE DESIGN ]
