欢迎访问ic37.com |
会员登录 免费注册
发布采购

DFPMU-DP 参数 Datasheet PDF下载

DFPMU-DP图片预览
型号: DFPMU-DP
PDF下载: 下载PDF文件 查看货源
内容描述: 浮点协处理器的双精度 [Floating Point Coprocessor Double Precision]
分类和应用:
文件页数/大小: 6 页 / 137 K
品牌: DCD [ DIGITAL CORE DESIGN ]
 浏览型号DFPMU-DP的Datasheet PDF文件第1页浏览型号DFPMU-DP的Datasheet PDF文件第2页浏览型号DFPMU-DP的Datasheet PDF文件第3页浏览型号DFPMU-DP的Datasheet PDF文件第5页浏览型号DFPMU-DP的Datasheet PDF文件第6页  
formation about the data classes are passed
as result to appropriate internal module.
Shifter –
performs mantissa shifting during
normalization, denormalization operations.
Information about shifted-out bits are stored
for rounding process.
Control Unit –
manages execution of all
instructions and internal operation required to
execute particular function.
Interface –
makes interface between exter-
nal device and DFPMU-DP internal 32-bit
modules. It contains data, control and status
registers. It can be configured to work with 8-,
16- and 32-bit processors.
PERFORMANCE
The following table gives a survey about
the Core area and performance in the AL-
TERA® devices after Place & Route (all key
features have been included):
Speed
Logic Cells
F
max
grade
CYCLONE
-6
7070
77 MHz
CYCLONE-II
-6
7080
68 MHz
STRATIX
-5
7070
82 MHz
STRATIX-II
-3
5290
109 MHz
Core performance in ALTERA® devices
Device
DFPMU-DP floating point instructions per-
formance has been compared to standard C
library functions delivered with every com-
mercial C compiler. Each program was exe-
cuted in the same system environments.
Number of clock periods were measured be-
tween input data loading into work registers
and output result storing after operation.
The results are placed in table below. Im-
provement has been computed as number of:
(NIOS-II CLK) divided by (NIOS-II+DFPMU-
DP CLK), required to execute particular in-
struction.
IEEE-754 FP Instruction
Addition
Subtraction
Multiplication
Division
Square Root
Sine
Cosine
Tangent
Arcs Tangent
Average speed improvement:
Improvement
12.0
11.7
10.6
15.0
21.5
52.0
60.8
97.9
78.7
38.3
More details are available in core docu-
mentation.
The following table gives a survey about
the 32-bit NIOS-II+DFPMU-DP performance
compared to 32-bit NIOS-II.
Device
NIOS-II
NIOS-II+DFPMU (arithmetic)
NIOS-II+DFPMU (trigonometric)
NIOS-II+DFPMU (overall)
Improvement
1.0
14.1
72.4
38.8
All trademarks mentioned in this document
are trademarks of their respective owners.
http://www.DigitalCoreDesign.com
http://www.dcd.pl
Copyright 1999-2007 DCD – Digital Core Design. All Rights Reserved.