欢迎访问ic37.com |
会员登录 免费注册
发布采购

DM562P_04 参数 Datasheet PDF下载

DM562P_04图片预览
型号: DM562P_04
PDF下载: 下载PDF文件 查看货源
内容描述: 集成的V.90数据/传真/语音/扬声器调制解调器设备的单芯片与内存内置 [V.90 Integrated Data/ Fax/Voice/Speakerphone Modem Device Single Chip with Memory Built in]
分类和应用: 调制解调器
文件页数/大小: 48 页 / 1161 K
品牌: DAVICOM [ DAVICOM SEMICONDUCTOR, INC. ]
 浏览型号DM562P_04的Datasheet PDF文件第35页浏览型号DM562P_04的Datasheet PDF文件第36页浏览型号DM562P_04的Datasheet PDF文件第37页浏览型号DM562P_04的Datasheet PDF文件第38页浏览型号DM562P_04的Datasheet PDF文件第40页浏览型号DM562P_04的Datasheet PDF文件第41页浏览型号DM562P_04的Datasheet PDF文件第42页浏览型号DM562P_04的Datasheet PDF文件第43页  
DM562P  
V.90 Integrated Data/ Fax/Voice/Speakerphone  
Modem Device Single Chip with Memory Built in  
DM6588 PCI AC Electrical Characteristics & Timing Waveforms  
(VDD = 3.3V, GND = 0V; Tc = 0to 85)  
PCI Clock Specifications Timing  
t
HIGH  
2.0V  
0.8V  
t
LOW  
t
R
t
F
t
CYCLE  
Symbol  
Parameter  
PCI_CLK rising time  
PCI_CLK falling time  
Min.  
Typ.  
Max.  
Unit Conditions  
tR  
4
4
-
-
-
-
ns  
ns  
-
-
tF  
t
CYCLE  
HIGH  
LOW  
Cycle time  
PCI_CLK High Time  
PCI_CLK Low Time  
30  
12  
12  
-
-
-
-
-
-
ns  
ns  
ns  
-
-
-
t
t
Other PCI Signals Timing Diagram  
2.5V  
LK  
c
t
VAL(max)  
tVAL(min)  
Output  
Input  
t
OFF  
t
ON  
t
H
t
SU  
Symbol  
Parameter  
Clk-To-Signal Valid Delay  
Float-To-Active Delay From Clk  
Active-To-Float Delay From Clk  
Input Signal Valid Setup Time Before Clk  
Input Signal Hold Time From Clk  
Min.  
Typ.  
Max.  
12  
-
28  
-
-
Unit  
ns  
ns  
ns  
ns  
Conditions  
Cload = 50 pF  
t
t
t
t
VAL  
ON  
OFF  
SU  
2
2
-
7
5
-
-
-
-
-
-
-
-
-
tH  
ns  
Final  
39  
Version: DM562P-DS-F01  
February 02, 2004  
 复制成功!