DS2154
TDS0M: TRANSMIT DS0 MONITOR REGISTER (Address=A9 Hex)
(MSB)
(LSB)
B1
B2
B3
B4
B5
B6
B7
B8
SYMBOL
POSITION NAME AND DESCRIPTION
B1
TDS0M.7
Transmit DS0 Channel Bit 8. MSB of the DS0 channel (first
bit to be transmitted).
B2
B3
B4
B5
B6
B7
B8
TDS0M.6
TDS0M.5
TDS0M.4
TDS0M.3
TDS0M.2
TDS0M.1
TDS0M.0
Transmit DS0 Channel Bit 7.
Transmit DS0 Channel Bit 6.
Transmit DS0 Channel Bit 5.
Transmit DS0 Channel Bit 4.
Transmit DS0 Channel Bit 3.
Transmit DS0 Channel Bit 2.
Transmit DS0 Channel Bit 1. LSB of the DS0 channel (last bit
to be transmitted).
CCR5: COMMON CONTROL REGISTER 5 (Address=AA Hex)
[repeated here from section 3 for convenience]
(MSB)
(LSB)
LIRST
-
-
RCM4
RCM3
RCM2
RCM1
RCM0
SYMBOL
POSITION NAME AND DESCRIPTION
LIRST
CCR5.7
CCR5.6
CCR5.5
CCR5.4
Line Interface Reset. See Section 3 for details.
Not Assigned. Should be set to 0 when written.
Not Assigned. Should be set to 0 when written.
-
-
RCM4
Receive Channel Monitor Bit 4. MSB of a channel decode that
determines which receive DS0 channel data will appear in the
RDS0M register.
RCM3
RCM2
RCM1
RCM0
CCR5.3
CCR5.2
CCR5.1
CCR5.0
Receive Channel Monitor Bit 3.
Receive Channel Monitor Bit 2.
Receive Channel Monitor Bit 1.
Receive Channel Monitor Bit 0. LSB of the channel decode
that determines which receive DS0 channel data will appear in
44 of 87
DALLAS [ DALLAS SEMICONDUCTOR ]
