W312-02
Pin Definitions
(continued)
Pin Name
PD#
SDATA
SCLK
VDD_CPU
VDDQ_AGP
VDDQ_PCI
VDDQ_48MHz
VDD_REF
VDD_Core
GND_REF,
GND_48MHz,
GND_PCI,
GND_AGP,
GND_Core,
GND_CPU
Pin No.
34
31
30
40
25
15, 23
5
1
33
2, 8, 29, 32, 37,
43
Pin
Type
I
I/O
I
P
P
P
P
P
P
G
Pin Description
Power-Down Input:
This input will trigger the clock generator into Power Down
mode when it is active.
Data pin for SMBus circuitry.
Clock pin for SMBus circuitry.
2.5V Power Connection:
Power supply for CPU output buffers. Connect to
2.5V.
3.3V Power Connection:
Power supply for AGP output buffers. Connect to
3.3V.
3.3V Power Connection:
Power supply for PCI output buffers. Connect to 3.3V.
3.3V Power Connection:
Power supply for 48 MHz output buffers. Connect to
3.3V.
3.3V Power Connection:
Power supply for reference output buffers. Connect
to 3.3V.
3.3V Power Connection:
Power supply for PLL core. Connect to 3.3V.
Ground Connections:
Connect all ground pins to the common system ground
plane.
Document #: 38-07259 Rev. *C
Page 3 of 20
CYPRESS [ CYPRESS SEMICONDUCTOR ]
