欢迎访问ic37.com |
会员登录 免费注册
发布采购

CY8C29666-24PVXI 参数 Datasheet PDF下载

CY8C29666-24PVXI图片预览
型号: CY8C29666-24PVXI
PDF下载: 下载PDF文件 查看货源
内容描述: 的PSoC ™混合信号阵列 [PSoC® Mixed-Signal Array]
分类和应用: 多功能外围设备微控制器和处理器光电二极管时钟
文件页数/大小: 49 页 / 632 K
品牌: CYPRESS [ CYPRESS SEMICONDUCTOR ]
 浏览型号CY8C29666-24PVXI的Datasheet PDF文件第18页浏览型号CY8C29666-24PVXI的Datasheet PDF文件第19页浏览型号CY8C29666-24PVXI的Datasheet PDF文件第20页浏览型号CY8C29666-24PVXI的Datasheet PDF文件第21页浏览型号CY8C29666-24PVXI的Datasheet PDF文件第23页浏览型号CY8C29666-24PVXI的Datasheet PDF文件第24页浏览型号CY8C29666-24PVXI的Datasheet PDF文件第25页浏览型号CY8C29666-24PVXI的Datasheet PDF文件第26页  
CY8C29x66 Final Data Sheet
3. Electrical Specifications
3.3.3
DC Operational Amplifier Specifications
The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V
and -40°C
T
A
85°C, or 3.0V to 3.6V and -40°C
T
A
85°C, respectively. Typical parameters apply to 5V and 3.3V at 25°C and
are for design guidance only.
The Operational Amplifier is a component of both the Analog Continuous Time PSoC blocks and the Analog Switched Capacitor
PSoC blocks. The guaranteed specifications are measured in the Analog Continuous Time PSoC block. Typical parameters apply to
5V at 25°C and are for design guidance only.
Table 3-6: 5V DC Operational Amplifier Specifications
Symbol
Description
Min
Typ
Max
Units
Notes
V
OSOA
Input Offset Voltage (absolute value)
Power = Low, Opamp Bias = High
Power = Medium, Opamp Bias = High
Power = High, Opamp Bias = High
0.0
0.5
60
80
Vdd - .01
67
1.6
1.3
1.2
7.0
200
4.5
150
300
600
1200
2400
4600
80
10
8
7.5
35.0
9.5
Vdd
Vdd - 0.5
0.1
200
400
800
1600
3200
6400
mV
mV
mV
μ
V/
o
C
TCV
OSOA
I
EBOA
C
INOA
V
CMOA
CMRR
OA
G
OLOA
V
OHIGHOA
V
OLOWOA
I
SOA
Average Input Offset Voltage Drift
Input Leakage Current (Port 0 Analog Pins)
Input Capacitance (Port 0 Analog Pins)
Common Mode Voltage Range. All Cases, except highest.
Power = High, Opamp Bias = High
Common Mode Rejection Ratio
Open Loop Gain
High Output Voltage Swing (internal signals)
Low Output Voltage Swing (internal signals)
Supply Current (including associated AGND buffer)
Power = Low, Opamp Bias = Low
Power = Low, Opamp Bias = High
Power = Medium, Opamp Bias = Low
Power = Medium, Opamp Bias = High
Power = High, Opamp Bias = Low
Power = High, Opamp Bias = High
pA
pF
V
V
dB
dB
V
V
μ
A
μ
A
μ
A
μ
A
μ
A
μ
A
Gross tested to 1
μ
A.
Package and pin dependent. Temp = 25
o
C.
PSRR
OA
Supply Voltage Rejection Ratio
dB
Vss
VIN
(Vdd - 2.25) or (Vdd - 1.25V)
VIN
Vdd
.
August 5, 2008
Document No. 38-12013 Rev. *J
22