欢迎访问ic37.com |
会员登录 免费注册
发布采购

CY8C29466-24PVXI 参数 Datasheet PDF下载

CY8C29466-24PVXI图片预览
型号: CY8C29466-24PVXI
PDF下载: 下载PDF文件 查看货源
内容描述: 的PSoC ™混合信号阵列 [PSoC㈢ Mixed-Signal Array]
分类和应用:
文件页数/大小: 48 页 / 656 K
品牌: CYPRESS [ CYPRESS SEMICONDUCTOR ]
 浏览型号CY8C29466-24PVXI的Datasheet PDF文件第1页浏览型号CY8C29466-24PVXI的Datasheet PDF文件第2页浏览型号CY8C29466-24PVXI的Datasheet PDF文件第4页浏览型号CY8C29466-24PVXI的Datasheet PDF文件第5页浏览型号CY8C29466-24PVXI的Datasheet PDF文件第6页浏览型号CY8C29466-24PVXI的Datasheet PDF文件第7页浏览型号CY8C29466-24PVXI的Datasheet PDF文件第8页浏览型号CY8C29466-24PVXI的Datasheet PDF文件第9页  
CY8C29x66 Final Data Sheet
PSoC® Overview
DTMF Dialer
Modulators
Correlators
Peak Detectors
Many other topologies possible
Additional System Resources
System Resources, some of which have been previously listed,
provide additional capability useful to complete systems.
Resources include a multiplier, decimator, switch mode pump,
low voltage detection, and power on reset. Statements describ-
ing the merits of each system resource are presented below.
Analog blocks are provided in columns of three, which includes
one CT (Continuous Time) and two SC (Switched Capacitor)
blocks, as shown in the figure below.
Analog System Block Diagram
P0[7]
P0[5]
P0[3]
P0[1]
AGNDIn RefIn
P0[6]
Digital clock dividers provide three customizable clock fre-
quencies for use in applications. The clocks can be routed to
both the digital and analog systems. Additional clocks can be
generated using digital PSoC blocks as clock dividers.
Multiply accumulate (MAC) provides fast 8-bit multiplier with
32-bit accumulate, to assist in general math and digital filters.
The decimator provides a custom hardware filter for digital
signal, processing applications including the creation of Delta
Sigma ADCs.
The I2C module provides 100 and 400 kHz communication
over two wires. Slave, master, and multi-master modes are
all supported.
Low Voltage Detection (LVD) interrupts can signal the appli-
cation of falling voltage levels, while the advanced POR
(Power On Reset) circuit eliminates the need for a system
supervisor.
An internal 1.3 voltage reference provides an absolute refer-
ence for the analog system, including ADCs and DACs.
An integrated switch mode pump (SMP) generates normal
operating voltages from a single 1.2V battery cell, providing a
low cost boost converter.
P0[4]
P0[2]
P0[0]
P2[6]
P2[3]
P2[4]
P2[2]
P2[0]
P2[1]
Array Input Configuration
PSoC Device Characteristics
ACI3[1:0]
ACI0[1:0]
ACI1[1:0]
ACI2[1:0]
Depending on your PSoC device characteristics, the digital and
analog systems can have 16, 8, or 4 digital blocks and 12, 6, or
4 analog blocks. The following table lists the resources
available for specific PSoC device groups. The PSoC device
covered by this data sheet is highlighted below.
PSoC Device Characteristics
Analog
Columns
Block Array
ACB00
ASC10
ASD20
ACB01
ASD11
ASC21
ACB02
ASC12
ASD22
ACB03
Analog
Outputs
Analog
Inputs
Analog
Blocks
Digital
Blocks
Digital
IO
Digital
Rows
SRAM
Size
2K
256
Bytes
1K
256
Bytes
512
Bytes
256
Bytes
512
Bytes
ASD13
ASC23
PSoC Part
Number
CY8C29x66
CY8C27x43
up to
64
up to
44
56
up to
24
up to
28
16
up to
28
4
2
1
1
1
1
0
16
8
4
4
4
4
0
12
12
48
12
28
8
28
4
4
2
2
0
0
0
4
4
2
2
2
2
0
12
12
6
6
4
a
4
a
3
b
Analog Reference
Interface to
Digital System
RefHi
RefLo
AGND
Reference
Generators
AGNDIn
RefIn
Bandgap
CY8C24x94
CY8C24x23A
CY8C21x34
CY8C21x23
M8C Interface (Address Bus, Data Bus, Etc.)
CY8C20x34
a.
Limited analog functionality
.
b. Two analog blocks and one CapSense.
February 15, 2007
Document No. 38-12013 Rev. *H
Flash
Size
32K
16K
16K
4K
8K
4K
8K
3