欢迎访问ic37.com |
会员登录 免费注册
发布采购

CY8C24794-24LFXI 参数 Datasheet PDF下载

CY8C24794-24LFXI图片预览
型号: CY8C24794-24LFXI
PDF下载: 下载PDF文件 查看货源
内容描述: 的PSoC ™混合信号阵列 [PSoC㈢ Mixed-Signal Array]
分类和应用:
文件页数/大小: 48 页 / 648 K
品牌: CYPRESS [ CYPRESS SEMICONDUCTOR ]
 浏览型号CY8C24794-24LFXI的Datasheet PDF文件第21页浏览型号CY8C24794-24LFXI的Datasheet PDF文件第22页浏览型号CY8C24794-24LFXI的Datasheet PDF文件第23页浏览型号CY8C24794-24LFXI的Datasheet PDF文件第24页浏览型号CY8C24794-24LFXI的Datasheet PDF文件第26页浏览型号CY8C24794-24LFXI的Datasheet PDF文件第27页浏览型号CY8C24794-24LFXI的Datasheet PDF文件第28页浏览型号CY8C24794-24LFXI的Datasheet PDF文件第29页  
CY8C24094, CY8C24794, CY8C24894, and CY8C24994 Final Data Sheet
3. Electrical Specifications
3.3.4
DC Operational Amplifier Specifications
The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V
and -40°C
T
A
85°C, or 3.0V to 3.6V and -40°C
T
A
85°C, respectively. Typical parameters apply to 5V and 3.3V at 25°C and
are for design guidance only.
The Operational Amplifier is a component of both the Analog Continuous Time PSoC blocks and the Analog Switched Capacitor
PSoC blocks. The guaranteed specifications are measured in the Analog Continuous Time PSoC block.
Table 3-7. 5V DC Operational Amplifier Specifications
Symbol
Description
Min
Typ
Max
Units
Notes
V
OSOA
Input Offset Voltage (absolute value)
Power = Low, Opamp Bias = High
Power = Medium, Opamp Bias = High
Power = High, Opamp Bias = High
0.0
0.5
1.6
1.3
1.2
7.0
20
4.5
10
8
7.5
35.0
9.5
Vdd
Vdd - 0.5
mV
mV
mV
µ
V/
o
C
TCV
OSOA
I
EBOA
C
INOA
V
CMOA
Average Input Offset Voltage Drift
Input Leakage Current (Port 0 Analog Pins)
Input Capacitance (Port 0 Analog Pins)
Common Mode Voltage Range
Common Mode Voltage Range (high power or high
opamp bias)
pA
pF
V
Gross tested to 1
µ
A.
Package and pin dependent. Temp = 25
o
C.
The common-mode input voltage range is mea-
sured through an analog output buffer. The
specification includes the limitations imposed
by the characteristics of the analog output
buffer.
G
OLOA
Open Loop Gain
Power = Low, Opamp Bias = High
Power = Medium, Opamp Bias = High
Power = High, Opamp Bias = High
60
60
80
Vdd - 0.2
Vdd - 0.2
Vdd - 0.5
65
dB
V
OHIGHOA
High Output Voltage Swing (internal signals)
Power = Low, Opamp Bias = High
Power = Medium, Opamp Bias = High
Power = High, Opamp Bias = High
400
500
800
1200
2400
4600
80
0.2
0.2
0.5
800
900
1000
1600
3200
6400
V
V
V
V
V
V
µ
A
µ
A
µ
A
µ
A
µ
A
µ
A
V
OLOWOA
Low Output Voltage Swing (internal signals)
Power = Low, Opamp Bias = High
Power = Medium, Opamp Bias = High
Power = High, Opamp Bias = High
I
SOA
Supply Current (including associated AGND buffer)
Power = Low, Opamp Bias = Low
Power = Low, Opamp Bias = High
Power = Medium, Opamp Bias = Low
Power = Medium, Opamp Bias = High
Power = High, Opamp Bias = Low
Power = High, Opamp Bias = High
PSRR
OA
Supply Voltage Rejection Ratio
dB
Vss
VIN
(Vdd - 2.25) or (Vdd - 1.25V)
VIN
Vdd.
February 15, 2007
Document No. 38-12018 Rev. *J
25