CY7C68013A, CY7C68014A
CY7C68015A, CY7C68016A
There is no specific timing requirement that should be met for
asserting PKTEND pin to asserting SLWR. PKTEND can be
asserted with the last data value clocked into the FIFOs or
thereafter. The setup time tSPE and the hold time tPEH must be
met.
caused the last byte or word to be clocked into the previous auto
committed packet. Figure 23 shows this scenario. X is the value
the AUTOINLEN register is set to when the IN endpoint is
configured to be in auto mode.
Figure 23 shows a scenario where two packets are committed.
The first packet gets committed automatically when the number
of bytes in the FIFO reaches X (value set in AUTOINLEN
register) and the second one byte/word short packet being
committed manually using PKTEND.
Although there are no specific timing requirements for the
PKTEND assertion, there is a specific corner case condition that
needs attention while using the PKTEND to commit a one byte
or word packet. There is an additional timing requirement that
needs to be met when the FIFO is configured to operate in auto
mode and it is required to send two packets back to back: a full
packet (full defined as the number of bytes in the FIFO meeting
the level set in AUTOINLEN register) committed automatically
followed by a short one byte or word packet committed manually
using the PKTEND pin. In this scenario, the user must ensure to
assert PKTEND at least one clock cycle after the rising edge that
Note that there is at least one IFCLK cycle timing between the
assertion of PKTEND and clocking of the last byte of the previous
packet (causing the packet to be committed automatically).
Failing to adhere to this timing results in the FX2 failing to send
the one byte or word short packet.
Figure 23. Slave FIFO Synchronous Write Sequence and Timing Diagram[20]
t
IFCLK
IFCLK
t
t
SFA
FAH
FIFOADR
>= t
WRH
>= t
SWR
SLWR
DATA
t
t
t
FDH
t
t
t
FDH
t
t
t
SFD
t
SFD
FDH
SFD
t
SFD
t
FDH
SFD
SFD
FDH
FDH
X-4
X-2
X-1
1
X-3
X
At least one IFCLK cycle
t
SPE
t
PEH
PKTEND
10.12 Slave FIFO Asynchronous Packet End Strobe
Figure 24. Slave FIFO Asynchronous Packet End Strobe Timing Diagram[20]
t
PEpwh
PKTEND
FLAGS
t
PEpwl
t
XFLG
Table 28. Slave FIFO Asynchronous Packet End Strobe Parameters[23]
Parameter Description
tPEpwl PKTEND Pulse Width LOW
tPWpwh
tXFLG
Min
50
Max
Unit
ns
ns
ns
PKTEND Pulse Width HIGH
50
PKTEND to FLAGS Output Propagation Delay
115
Document #: 38-08032 Rev. *N
Page 47 of 62
[+] Feedback