CY7C68013A/CY7C68014A
CY7C68015A/CY7C68016A
Table 5-1. FX2LP Register Summary (continued)
Hex Size Name
Description
b7
b6
b5
F0
b4
b3
b2
b1
F1
b0
P
Default
Access
D0
1
PSW
Program Status Word (bit CY
addressable)
AC
RS1
RS0
OV
00000000 RW
D1
D8
D9
E0
7
1
7
1
reserved
[13]
EICON
reserved
ACC
External Interrupt Control SMOD1
1
ERESI
D5
RESI
D4
INT6
D3
0
0
0
01000000 RW
00000000 RW
Accumulator (bit address- D7
able)
D6
D2
D1
D0
E1
E8
7
1
reserved
[13]
EIE
External Interrupt En-
able(s)
1
1
1
EX6
EX5
EX4
EI²C
EUSB
11100000 RW
E9
F0
F1
F8
7
1
7
1
reserved
B
B (bit addressable)
D7
1
D6
1
D5
1
D4
D3
D2
D1
D0
00000000 RW
11100000 RW
reserved
[13]
EIP
External Interrupt Priority
Control
PX6
PX5
PX4
PI²C
PUSB
F9
7
reserved
R = all bits read-only
W = all bits write-only
r = read-only bit
w = write-only bit
b = both read/write bit
Document #: 38-08032 Rev. *K
Page 35 of 60
[+] Feedback
CYPRESS [ CYPRESS ]
