CY7C1031
CY7C1032
AC Test Loads and Waveforms
OUTPUT
Z
0
= 50Ω
R
L
= 50Ω
5 pF
V
L
=1.5V
INCLUDING
JIGAND
SCOPE
V
CCQ
OUTPUT
R2
R1
ALL INPUT PULSES
3.0V
GND
10%
90%
90%
10%
≤
3 ns
≤
3 ns
(a)
(b)
[8]
Switching Characteristics
Over the Operating Range
[9]
7C1031-8
7C1032-8
Parameter
t
CYC
t
CH
t
CL
t
AS
t
AH
t
CDV
t
DOH
t
ADS
t
ADSH
t
WES
t
WEH
t
ADVS
t
ADVH
t
DS
t
DH
t
CSS
t
CSH
t
CSOZ
t
EOZ
t
EOV
t
WEOZ
t
WEOV
Clock Cycle Time
Clock HIGH
Clock LOW
Address Set-Up Before CLK Rise
Address Hold After CLK Rise
Data Output Valid After CLK Rise
Data Output Hold After CLK Rise
ADSP, ADSC Set-Up Before CLK Rise
ADSP, ADSC Hold After CLK Rise
WH, WL Set-Up Before CLK Rise
WH, WL Hold After CLK Rise
ADV Set-Up Before CLK Rise
ADV Hold After CLK Rise
Data Input Set-Up Before CLK Rise
Data Input Hold After CLK Rise
Chip Select Set-Up
Chip Select Hold After CLK Rise
Chip Select Sampled to Output High Z
[11]
OE HIGH to Output High Z
[11]
OE LOW to Output Valid
WH or WL Sampled LOW to Output High Z
WH or WL Sampled HIGH to Output
[11, 12]
7C1031-10
7C1032-10
Min.
20
8
8
2.5
0.5
Max.
7C1031-12
Min.
20
8
8
2.5
0.5
Max.
Unit
ns
ns
ns
ns
ns
12
3
2.5
0.5
2.5
0.5
2.5
0.5
2.5
0.5
2.5
0.5
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
7
7
6
7
12
ns
ns
ns
ns
ns
Description
Min.
15
[10]
Max.
5
5
2.5
0.5
8.5
3
2.5
0.5
2.5
0.5
2.5
0.5
2.5
0.5
2.5
0.5
2
2
6
6
5
5
8.5
Valid
[12]
10
3
2.5
0.5
2.5
0.5
2.5
0.5
2.5
0.5
2.5
0.5
2
2
6
6
5
6
10
2
2
Notes:
8. Resistor values for V
CCQ
= 5V are: R1 = 1179Ω and R2 = 868Ω. Resistor values for V
CCQ
= 3.3V are R1 = 317Ω and R2 = 348Ω.
9. Unless otherwise noted, test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output
loading of the specified I
OL
/I
OH
and load capacitance. Shown in (a) and (b) of AC Test Loads.
10. Do not use the burst mode, if device operates at a frequency above 50 MHz.
11. t
CSOZ
, t
EOZ
, and t
WEOZ
are specified with a load capacitance of 5 pF as in part (b) of AC Test Loads. Transition is measured
±
500 mV from steady-state voltage.
12. At any given voltage and temperature, t
WEOZ
min. is less than t
WEOV
min.
Document #: 38-05278 Rev. *A
Page 6 of 13
CYPRESS [ CYPRESS SEMICONDUCTOR ]
