欢迎访问ic37.com |
会员登录 免费注册
发布采购

CY37064VP100-143AC 参数 Datasheet PDF下载

CY37064VP100-143AC图片预览
型号: CY37064VP100-143AC
PDF下载: 下载PDF文件 查看货源
内容描述: 5V , 3.3V , ISR ™高性能的CPLD [5V, 3.3V, ISR⑩ High-Performance CPLDs]
分类和应用: 可编程逻辑器件输入元件时钟
文件页数/大小: 63 页 / 1784 K
品牌: CYPRESS [ CYPRESS ]
 浏览型号CY37064VP100-143AC的Datasheet PDF文件第1页浏览型号CY37064VP100-143AC的Datasheet PDF文件第2页浏览型号CY37064VP100-143AC的Datasheet PDF文件第3页浏览型号CY37064VP100-143AC的Datasheet PDF文件第4页浏览型号CY37064VP100-143AC的Datasheet PDF文件第6页浏览型号CY37064VP100-143AC的Datasheet PDF文件第7页浏览型号CY37064VP100-143AC的Datasheet PDF文件第8页浏览型号CY37064VP100-143AC的Datasheet PDF文件第9页  
Ultra37000 CPLD Family  
The buried macrocell also supports input register capability.  
The buried macrocell can be configured to act as an input  
register (D-type or latch) whose input comes from the I/O pin  
associated with the neighboring macrocell. The output of all  
buried macrocells is sent directly to the PIM regardless of its  
configuration.  
Bus Hold Capabilities on all I/Os  
Bus-hold, which is an improved version of the popular internal  
pull-up resistor, is a weak latch connected to the pin that does  
not degrade the device’s performance. As a latch, bus-hold  
maintains the last state of a pin when the pin is placed in a  
high-impedance state, thus reducing system noise in bus-  
interface applications. Bus-hold additionally allows unused  
device pins to remain unconnected on the board, which is  
particularly useful during prototyping as designers can route  
new signals to the device without cutting trace connections to  
VCC or GND. For more information, see the application note  
“Understanding Bus-Hold — A Feature of Cypress CPLDs.”  
I/O Macrocell  
Figure 2 illustrates the architecture of the I/O macrocell. The  
I/O macrocell supports the same functions as the buried  
macrocell with the addition of I/O capability. At the output of the  
macrocell, a polarity control mux is available to select active  
LOW or active HIGH signals. This has the added advantage  
of allowing significant logic reduction to occur in many appli-  
cations.  
Programmable Slew Rate Control  
Each output has a programmable configuration bit, which sets  
the output slew rate to fast or slow. For designs concerned with  
meeting FCC emissions standards the slow edge provides for  
lower system noise. For designs requiring very high perfor-  
mance the fast edge rate provides maximum system perfor-  
mance.  
The Ultra37000 macrocell features a feedback path to the PIM  
separate from the I/O pin input path. This means that if the  
macrocell is buried (fed back internally only), the associated  
I/O pin can still be used as an input.  
Document #: 38-03007 Rev. *C  
Page 5 of 62  
 复制成功!