CY2308
Switching Characteristics for Industrial Temperature Devices
(continued)
Parameter
[8]
t
5
Name
Test Conditions
Min
–
–
–
–
–
–
1
–
–
–
–
Typ
–
–
–
–
0
0
–
75
–
–
–
Max
200
200
200
400
±250
700
–
200
200
100
400
Unit
ps
ps
ps
ps
ps
ps
V/ns
ps
ps
ps
ps
All outputs equally loaded
Output to Output Skew on
same Bank (–1, –2, –3, –4)
Output to Output Skew
(–1H, –5H)
All outputs equally loaded
Output Bank A to Output Bank All outputs equally loaded
B Skew (–1, –4, –5H)
Output Bank A to Output Bank All outputs equally loaded
B Skew (–2, –3)
t
6
t
7
t
8
t
J
Delay, REF Rising Edge to
FBK Rising Edge
Device to Device Skew
Output Slew Rate
Cycle to Cycle Jitter
(–1, –1H, –4, –5H)
Measured at V
DD
/2
Measured at V
DD
/2 on the FBK pins of
devices
Measured between 0.8V and 2.0V on
–1H, –5H device using Test Circuit 2
Measured at 66.67 MHz, loaded
outputs, 15 pF load
Measured at 66.67 MHz, loaded
outputs, 30 pF load
Measured at 133.3 MHz, loaded
outputs, 15 pF load
t
J
Cycle to Cycle Jitter
(–2, –3)
Measured at 66.67 MHz, loaded
outputs
30 pF load
Measured at 66.67 MHz, loaded
outputs
15 pF load
t
LOCK
PLL Lock Time
Stable power supply, valid clocks
presented on REF and FBK pins
–
–
400
ps
–
–
1.0
ms
Switching Waveforms
Figure 3. Duty Cycle Timing
t
1
t
2
1.4V
1.4V
1.4V
Figure 4. All Outputs Rise/Fall Time
2.0V
0.8V
t
3
2.0V
0.8V
t
4
3.3V
0V
OUTPUT
Document Number: 38-07146 Rev. *F
Page 7 of 14
CYPRESS [ CYPRESS SEMICONDUCTOR ]
