欢迎访问ic37.com |
会员登录 免费注册
发布采购

CY2304SC-1 参数 Datasheet PDF下载

CY2304SC-1图片预览
型号: CY2304SC-1
PDF下载: 下载PDF文件 查看货源
内容描述: 3.3V零延迟缓冲器 [3.3V Zero Delay Buffer]
分类和应用:
文件页数/大小: 8 页 / 112 K
品牌: CYPRESS [ CYPRESS SEMICONDUCTOR ]
 浏览型号CY2304SC-1的Datasheet PDF文件第1页浏览型号CY2304SC-1的Datasheet PDF文件第2页浏览型号CY2304SC-1的Datasheet PDF文件第3页浏览型号CY2304SC-1的Datasheet PDF文件第5页浏览型号CY2304SC-1的Datasheet PDF文件第6页浏览型号CY2304SC-1的Datasheet PDF文件第7页浏览型号CY2304SC-1的Datasheet PDF文件第8页  
CY2304
Switching Characteristics for CY2304SC-X Commercial Temperature Devices
(continued)
[5]
Parameter
t
4
t
4
t
5
Fall
(–1, –2)
Name
Time
[4]
Test Conditions
Measured between 0.8V and 2.0V,
30-pF load
Measured between 0.8V and 2.0V,
15-pF load
Min.
Typ.
Max.
2.20
1.50
200
200
400
0
0
±250
500
175
200
100
400
375
1.0
Unit
ns
ns
ps
ps
ps
ps
ps
ps
ps
ps
ps
ps
ms
Fall Time
[4]
(–1, –2)
Output-to-Output Skew All outputs equally loaded
on same Bank (–1,–2)
[4]
Output Bank A to Output All outputs equally loaded
Bank B Skew (–1)
Output Bank A to Output All outputs equally loaded
Bank B Skew (–2)
t
6
t
7
t
J
Skew, REF Rising Edge Measured at V
DD
/2
to FBK Rising Edge
[4]
Device-to-Device
Skew
[4]
Cycle-to-Cycle Jitter
[4]
(–1)
Jitter
[4]
Measured at V
DD
/2 on the FBK pins of devices
Measured at 66.67 MHz, loaded outputs, 15-pF load
Measured at 66.67 MHz, loaded outputs, 30-pF load
Measured at 133.3 MHz, loaded outputs, 15 pF load
Measured at 66.67 MHz, loaded outputs 30-pF load
Measured at 66.67 MHz, loaded outputs 15-pF load
Stable power supply, valid clocks presented on REF
and FBK pins
t
J
t
LOCK
Cycle-to-Cycle
(–2)
PLL Lock Time
[4]
Operating Conditions for CY2304SI-X Industrial Temperature Devices
Parameter
V
DD
T
A
C
L
C
IN
Supply Voltage
Operating Temperature (Ambient Temperature)
Load Capacitance (below 100 MHz)
Load Capacitance (from 100 MHz to 133 MHz)
Input Capacitance
Description
Min.
3.0
-40
Max.
3.6
85
30
15
7
Unit
V
°C
pF
pF
pF
Switching Characteristics for CY2304SI-X Industrial Temperature Devices
Parameter
t
1
t
1
Name
Output Frequency
Output Frequency
Duty Cycle
[4]
= t
2
÷
t
1
(–1,–2)
Duty Cycle
[4]
= t
2
÷
t
1
(–1,–2)
t
3
t
3
t
4
t
4
Rise Time
[4]
(–1, –2)
Rise Time
[4]
(–1, –2)
Fall Time
[4]
(–1, –2)
Fall Time
[4]
(–1, –2)
Test Conditions
30-pF load, All devices
15-pF load, All devices
Measured at 1.4V, F
OUT
= 66.66 MHz
30-pF load
Measured at 1.4V, F
OUT
< 50.0 MHz
15-pF load
Measured between 0.8V and 2.0V,
30-pF load
Measured between 0.8V and 2.0V,
15-pF load
Measured between 0.8V and 2.0V,
30-pF load
Measured between 0.8V and 2.0V,
15-pF load
Min.
10
10
40.0
45.0
[5]
Typ.
Max.
100
133.3
Unit
MHz
MHz
%
%
ns
ns
ns
ns
50.0
50.0
60.0
55.0
2.50
1.50
2.50
1.50
Document #: 38-07247 Rev. *C
Page 4 of 8