C9843
Clock Generator for Pentium
®
Systems with SDRAM Support
Preliminary
Maximum Ratings
Maximum Input Voltage Relative to VSS: VSS – 0.3V
Maximum Input Voltage Relative to VDD: VDD + 0.3V
Storage Temperature:
Operating Temperature:
Maximum ESD protection
Maximum Power Supply:
-65 to +150 C
0 to +70 C
2KV
5.5V
o
o
o
o
This device contains circuitry to protect the inputs
against damage due to high static voltages or electric
field; however, precautions should be taken to avoid
application of any voltage higher than the maximum
rated voltages to this circuit. For proper operation, Vin
and Vout should be constrained to the range:
VSS<(Vin or Vout)<VDD
Unused inputs must always be tied to an appropriate
logic voltage level (either VSS or VDD).
DC Parameters
(VDD = 3.3V +/- 5%, VDDC = VDDI = 2.5 + /- 5%, TA = 0°C to + 70°C)
Characteristic
Input Low Voltage
Input High Voltage
Input Low Current (@VIL =
VSS)
Input High Current (@VIL =
VDD)
Tri-State leakage Current
Input pin capacitance
Output pin capacitance
Pin Inductance
Crystal pin capacitance
Crystal Startup time
Note1:
Applicable to input signals.
Symbol
VIL1
VIH1
IIL
IIH
Ioz
Cin
Cout
Lpin
Cxtal
Txs
Min
-
2.0
-66
Typ
-
-
Max
1.0
-
-5
5
Units
Vdc
Vdc
µA
µA
µA
pF
pF
nH
pF
µS
Conditions
Note 1
For internal Pull up resistors, Note 1 and
Note 2
-
-
-
-
32
-
-
-
-
-
36
-
10
5
6
7
40
40
See crystal oscillator applications note
AN(XX)
From Stable 3.3V power supply.
INTERNATIONAL MICROCIRCUITS, INC. 525 LOS COCHES ST.
MILPITAS, CA 95035, USA TEL: 408-263-6300. FAX 408-263-6571
http://www.imicorp.com
Rev 1.0
3/30/2000
Page 4 of 13
CYPRESS [ CYPRESS SEMICONDUCTOR ]
