PRELIMINARY
CYW54907
13.5 Power Supply Segments
The digital I/O's are placed in physical segments. The supply voltage for each segment can be independently selected.
Table 19 shows the power supply segments and the I/O pins associated with each segment.
Table 19. Power Supply Segments
Power Supply
Pins
Segment
VDDIO
CLK_REQ, GPIO_0, GPIO_1, GPIO_2, GPIO_3, GPIO_4, GPIO_5, GPIO_6, GPIO_7, GPIO_8, GPIO_9,
GPIO_10, GPIO_11, GPIO_12, GPIO_13, GPIO_14, GPIO_15, GPIO_16, I2C0_CLK, I2C0_SDATA, I2C1_CLK,
I2C1_SDATA, JTAG_SEL, PWM0, PWM1, PWM2, PWM3, PWM4, PWM5, SFL_CLK, SFL_CS, SFL_IO0,
SFL_IO1, SFL_IO2, SFL_IO3, SPI0_CLK, SPI0_CS, SPI0_MISO, SPI0_SISO, SPI1_CLK, SPI1_CS,
SPI1_MISO, SPI1_SISO, SRSTN, UART0_CTS, UART0_RTS, UART0_RXD, UART0_TXD, USB2_DSEL
VDDIO_I2S
VDDIO_RF
VDDIO_RMII
I2S_LRCLK0, I2S_LRCLK1, I2S_MCLK0, I2S_MCLK1, I2S_SCLK0, I2S_SCLK1, I2S_SDATAI0, I2S_SDATAI1,
I2S_SDATAO0, I2S_SDATAO1
RF_SW_CTRL_0, RF_SW_CTRL_1, RF_SW_CTRL_2, RF_SW_CTRL_3, RF_SW_CTRL_4, RF_SW_CTRL_5,
RF_SW_CTRL_6, RF_SW_CTRL_7, RF_SW_CTRL_8, RF_SW_CTRL_9
RMII_G_COL, RMII_G_CRS, RMII_G_RXC, RMII_G_RXD0, RMII_G_RXD1, RMII_G_RXD2, RMII_G_RXD3,
RMII_G_RXDV, RMII_G_TXC, RMII_G_TXD0, RMII_G_TXD1, RMII_G_TXD2, RMII_G_TXD3, RMII_G_TXEN,
RMII_MDC, RMII_MDIO
13.6 Ethernet MAC Controller (MII/RMII) DC Characteristics
Table 20. MII Recommended Operating Condition
Parameter
Supply voltage
Symbol
Minimum
Maximum
Units
GMAC_VDDIO (MII/RMII)
3.14
3.47
V
13.7 GPIO, UART, and JTAG Interfaces DC Characteristics
Table 21. GPIO, UART, and JTAG Interfaces
Parameter
Logic input high voltage
Logic input low voltage
Logic output high voltage
Logic output low voltage
Symbol
VIH
Minimum
Maximum
Units
Conditions
2.0
–0.5
2.4
–
VDDIO + 0.5
V
V
V
V
–
–
–
–
VIL
0.8
–
VOH
VOL
0.4
Document Number: 002-19312 Rev. *C
Page 53 of 95
CYPRESS [ CYPRESS ]
