欢迎访问ic37.com |
会员登录 免费注册
发布采购

BCM43907KWBGT 参数 Datasheet PDF下载

BCM43907KWBGT图片预览
型号: BCM43907KWBGT
PDF下载: 下载PDF文件 查看货源
内容描述: [WICED™ IEEE 802.11 a/b/g/n SoC with an Embedded Applications Processor]
分类和应用:
文件页数/大小: 128 页 / 2500 K
品牌: CYPRESS [ CYPRESS ]
 浏览型号BCM43907KWBGT的Datasheet PDF文件第56页浏览型号BCM43907KWBGT的Datasheet PDF文件第57页浏览型号BCM43907KWBGT的Datasheet PDF文件第58页浏览型号BCM43907KWBGT的Datasheet PDF文件第59页浏览型号BCM43907KWBGT的Datasheet PDF文件第61页浏览型号BCM43907KWBGT的Datasheet PDF文件第62页浏览型号BCM43907KWBGT的Datasheet PDF文件第63页浏览型号BCM43907KWBGT的Datasheet PDF文件第64页  
BCM43907 Preliminary Data Sheet  
Signal Descriptions  
Signal Descriptions  
Table 10 provides the signal name, type, and description for each BCM43907 bump. The symbols shown under  
Type indicate pin directions (I/O = bidirectional, I = input, and O = output) and the internal pull-up/pull-down  
characteristics (PU = weak internal pull-up resistor and PD = weak internal pull-down resistor), if any.  
Table 10: Signal Descriptions  
Bump Number  
Signal Name  
Type Description  
Broadcom Serial Control (BSC) Interfaces  
92  
93  
89  
90  
I2C0_CLK  
O
BSC master clock.  
I2C0_SDATA  
I2C1_CLK  
I/O  
O
BSC serial data  
BSC master clock  
BSC serial data  
I2C1_SDATA  
I/O  
Clocks  
222  
226  
213  
249  
250  
194  
WRF_XTAL_XOP  
WRF_XTAL_XON  
LPO_XTAL_IN  
HIB_XTALIN  
I
XTAL oscillator input.  
O
I
XTAL oscillator output.  
External sleep clock input (32.768 kHz).  
3.3V 32 kHz crystal input  
3.3V 32 kHz crystal output  
Reference clock request  
I
HIB_XTALOUT  
CLK_REQ  
O
O
Ethernet MAC Interface (MII/RMII)  
297  
293  
298  
294  
304  
311  
300  
284  
303  
299  
295  
296  
288  
310  
306  
312  
RMII_G_RXC  
RMII_G_COL  
RMII_G_CRS  
RMII_G_TXC  
RMII_G_TXD0  
RMII_G_TXD1  
RMII_G_TXD2  
RMII_G_TXD3  
RMII_G_RXD0  
RMII_G_RXD1  
RMII_G_RXD2  
RMII_G_RXD3  
RMII_MDIO  
I
MII receive clock  
I
MII collision detection  
MII carrier sense  
I
I
MII/RMII transmit clock  
MII/RMII transmit signal  
MII/RMII transmit signal  
MII transmit signal  
O
O
O
O
I
MII transmit signal  
MII/RMII receive signal  
MII/RMII receive signal  
MII receive signal  
I
I
I
MII receive signal  
I/O  
O
O
I
MII/RMII management data  
MII/RMII management clock  
MII/RMII transmit enable  
MII/RMII receive data valid  
RMII_MDC  
RMII_G_TXEN  
RMII_G_RXDV  
Broadcom®  
March 12, 2016 • 43907-DS104-R  
Page 59  
BROADCOM CONFIDENTIAL  
 复制成功!